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Summary 
 
The objective of this study was to explore the techniques for the 
fabrication of large-area and precisely located nanostructures array by using 
interference lithography. 
Firstly, this study focuses on the large-area synthesis of Au nanoparticles 
with tunable size and distribution. A combined top-down (interference 
lithography) and bottom-up approach (agglomeration of thin Au film) was 
developed to enable the precise placement of Au nanoparticles into a four-fold 
symmetric array on silicon surface. The size of the nanoparticles can be tuned 
effectively by varying the deposited Au layer thickness and the annealing 
temperature. For the sample annealed at 1000°C, the size of the nanoparticles was 
found to be smaller than those annealed at a lower temperature of 600°C. This 
was found to be predominantly due to desorption of Au atoms, as the reduction in 
the size of the nanoparticles is in good agreement with the amount of Au atoms 
that disappeared via desorption at elevated annealing temperature.  
The Au nanoparticles were used as catalysts for the growth of silicon 
nanowires via the Vapor-Liquid-Solid (VLS) mechanism. The nanowires are of 
uniform diameter, with one wire grown from each pit. The nanowires, however, 
are randomly oriented as a thin layer of native oxide exists between the Au 
particle and the pyramid wall, and this prevents the wire growing in the 
orientation of the wall. 
In order to obtain precise positioning of the silicon nanostructures, a 




  vi 
developed to fabricate one-dimensional (1D) silicon nanostructures array. In this 
technique, various types of patterning were written into the photo-resist by 
varying the interference lithography setup. Au layer with thickness of ~25 nm was 
deposited onto the sample. Subsequently, catalytic etching was carried out by 
immersing the sample into a mixture of HF, H2O2, and H2O at room temperature. 
By using this technique, well-ordered 1D silicon nanostructures array with 
various cross-sectional shapes, diameters, and planar densities can be fabricated.  
This technique was then devised for the fabrication of silicon nanocones. 
During catalytic etching, significant etching of silicon at the vicinity of the Au 
catalyst resulted in porous silicon at the surface of nanowires. As the catalytic 
etching duration increases, the top part of the nanowire would be more porous 
compared to the lower part. As the porous silicon layer was oxidized rapidly when 
the sample was exposed to atmospheric ambient, a subsequent HF dip process 
allows the removal of the porous layer, which leads to the formation of silicon 
nanocones. 
Finally, the effect of different nanoscale surface topologies (nanopillars, 
nanofins and nanogrooves) in guiding neurite extension was investigated. While 
the neurite extension of Neuro2A cells on the oxidized nanopillars and nanofins 
was found to occur in random directions, the neurites were found to orientate in 
parallel directions on the oxidized grooved surfaces. As this nanofabrication 
method allows the creation of nanostructures over a large area at a significantly 
lower cost, it would serve as a better platform for the study on topological 
guidance of neurite extension. 
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Nanostructures have received steadily growing interest in recent years due 
to their fascinating properties and potential applications superior to their bulk 
counterparts [1]-[3]. Following Feynman’s challenge that “there is plenty of room 
at the bottom” [4], the ability in sculpting silicon and other materials with 
extraordinary precision and efficiency is very much needed for the development 
of nanotechnology. Extensive effort has been devoted by various research groups 
around the world in the quest for greater structural control at the nanometer level 
[5], as the ability to precisely generate such miniscule structures is essential to the 
advancement of modern science and technology. 
The ability to fabricate nanostructures with high precision leads to a large 
number of opportunities, including but not limited to the potential applications in 
the areas of microelectronics, data storage, and biosensing. Current and emerging 
applications of nanostructures include field effect transistor [6], biosensor [7]-[8], 
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field emission display [9], nanoscale magnetic and optical data storage devices 
[10]. The greatest success of nanotechnology thus far is seen in the area of 
microelectronics, where the creation of nanosize field effect transistors has led to 
more components per chip, faster operation, less power consumption and lower 
cost [6]. Miniaturization is also a progressing trend in a range of other 
technologies. In information storage, for example, extensive effort has been 
devoted to develop magnetic and optical storage components with critical 
dimensions as small as tens of nanometers [10]. 
Nanostructures exhibit a numbers of interesting and useful physical 
behaviors based on quantum phenomena [11]. It is generally accepted that 
quantum confinement observed in nanometer-sized structures may provide one of 
the most powerful and yet versatile means to control the electrical, optical, 
magnetic and thermoelectric properties of a solid-state functional material [2]. 
The appropriate control of these properties requires the ability to precisely 
fabricate and position nanostructures. The ability to leverage the unique properties 
of these nanomaterials could have a major impact on a range of industries, 
including sensors and measurement, electronics, communications, energy, life 
sciences, aerospace and defense [12]. The importance of nanoscale manipulation 
was precisely described by the National Science and Technology Council, United 
States as “could be at least as significant as the combined influences of 
microelectronics, medical imaging, computer-aided engineering, and man-made 
polymers” developed in the last century [12]. 
 
Chapter 1                                                                                                Introduction 
 
 
 - 3 - 
1.2 Motivation 
 
The fascinating features and vast potential of nanostructures have attracted 
extensive researches in the area of nanostructure fabrication. Methods used to 
fabricate nanoscale structures and nanostructured materials can be typically 
characterized as “top-down” and “bottom-up”. Top-down fabrication is a 
subtractive process which produces nanostructures from a bulk material. In this 
approach, various types of lithography methods are used to pattern nanoscale 
structures. These include various serial and parallel techniques for the patterning 
of nanoscale features over a wide area. On the other hand, bottom-up fabrication 
is an additive process that starts with precursor atoms, molecules or particles to 
produce nanomaterials. This approach uses interactions between molecules or 
colloidal particles to assemble discrete nanoscale structures in two and three 
dimensions. 
The conventional top-down techniques, including photolithography, 
electron beam and focused ion beam lithography, are facing the limitations of 
high capital, high operating cost or low throughput [13]. This motivates the 
exploration and development of new nanofabrication techniques. A number of 
new and unconventional methods have been explored to circumvent the technical 
and financial limitations of conventional methods. The techniques developed in 
recent years include nanofabrication by molding [14], embossing [15], printing 
[16], scanning probe lithography [17] and self-assembly [18]. The research and 
development of these techniques are of great importance as the conventional top-
down nanofabrication methods have relatively high cost and low throughput, even 
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though the equipment are commercially available and widely implemented in 
manufacturing. These unconventional approaches have the potential to be the 
ultimate and low-cost method for manufacturing, and would help to open 
nanoscience and nanotechnology to exploration by a wide range of disciplines 
[13]. These unconventional techniques, however, have limitations of their own. 
For example, it would be challenging to fabricate high-aspect-ratio silicon 
nanostructures by using these methods, even when combined with deep reactive 
ion etching, as the aspect ratio of the silicon nanostructures would be limited by 
mask degradation [19]. 
 
1.3 Research Objectives 
 
The aim of this study was to explore the techniques for the fabrication of 
precisely located nanostructures array on silicon by using interference lithography, 
in order to circumvent the limitations of conventional methods, both technically 
and financially. 
The focus of this research can be divided into several parts. Firstly, this 
study focuses on large-area synthesis of Au nanoparticles with tunable size and 
distribution. The size and distribution of Au particles agglomerated from a thin 
Au film deposited on flat silicon surface was first examined at elevated annealing 
temperature. This was followed by the development of a combined top-down and 
bottom-up approach for the large-area synthesis of Au nanoparticles array. This 
approach made use of interference lithography, anisotropic etching of silicon, 
thermal evaporation of Au layer, lift-off, and annealing at elevated temperatures. 
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The tunability in the size of the Au nanoparticles synthesized by using this 
method was examined by varying the deposited film thickness and annealing 
temperature. The Au nanoparticles would enable the growth of silicon nanowires 
array with predefined diameters and locations on silicon surfaces via the Vapor-
Liquid-Solid (VLS) mechanism [20].  
In order to obtain precise positioning of the silicon nanostructure arrays, a 
technique was subsequently developed to fabricate various one-dimensional (1D) 
silicon nanostructure arrays by using interference lithography and catalytic 
etching. The effectiveness of this technique was examined in terms of its 
capability in fabricating 1D silicon nanostructures with various cross-sectional 
shapes, diameters, and planar densities. This technique was then further extended 
to the fabrication of silicon nanocones. The fabrication of silicon nanocones array 
with various degrees of sharpness by using this technique will be discussed. 
Finally, a study was carried out to investigate the effectiveness of various 
silicon nanostructured surfaces on the modulation of cellular behavior. The 
feasibility of using silicon nanostructures for the biological studies of cell-
substrate interactions was investigated. The neurite extension of the cells on 
oxidized nano-pillars, nano-fins, and nano-grooves array were examined. The role 
of this nanofabrication technique on the study of cellular behavior under the 
influence of topographical cue will be discussed. 
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1.4 Organization of Thesis 
 
 
The organization of this thesis seeks to address the objectives set out for 
this research. Chapter 2 will cover the theoretical background and literature 
review on the methods used for the preparation of metal catalyst for the VLS 
growth of silicon nanowires. This part will particularly focus on the 
agglomeration of thin Au film deposited on topographically modified silicon 
surfaces, as it is the closest comparison to the work carried out in this study. The 
second part of this chapter focuses on the top-down techniques for the fabrication 
of silicon nanowires, with particular emphasis on the catalytic etching process. 
In Chapter 3, details on the experimental procedure will be presented. In 
addition, the different structural characterization techniques employed in this 
study will also be discussed. 
Chapter 4 reports on the large-area synthesis of metal nanoparticles on 
silicon surfaces. The size and distribution of the particles agglomerated from thin 
Au film deposited on flat silicon surface will first be examined. This will be 
followed by the description of a combined top-down and bottom-up approach 
developed in this study for the precise placement of Au nanoparticle arrays on 
templated silicon surfaces. The effect of film thickness and annealing temperature 
on the size of the Au nanoparticles will be discussed in detail. This will be 
followed by the VLS growth of silicon nanowires catalyzed by the Au 
nanoparticles. As an oxide layer exists between the Au nanoparticle and the 
silicon pyramid wall, its detrimental effect on the orientational control of the 
silicon nanowires will be discussed. 
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A method to circumvent the orientational control of the silicon nanowires, 
as well as to achieve precise positioning of the silicon nanostructures array, is 
reported in Chapter 5. This technique is a combined approach involving 
interference lithography and catalytic etching. The effectiveness of this technique 
in fabricating 1D silicon nanostructures with various cross-sectional shapes, 
diameters and planar densities will be discussed. 
Chapter 6 reports on the fabrication of silicon nanocones. It was found that 
extended catalytic etching duration will increase the porosity of the nanowires. 
The porous silicon resulted in an enhanced oxidation of the nanowires when 
exposed to atmospheric ambient. This leads to the formation of precisely located 
silicon nanocone arrays with various degrees of sharpness, which will be 
discussed in detail in this chapter.  
In Chapter 7, an investigation on the effectiveness of various 
nanostructured silicon surfaces on the modulation of cellular behavior will be 
presented. While the neurite extension of the Neuro2A cells on the nano-pillars 
and nano-fins was found to occur in random directions, the neurites were found to 
orientate in parallel directions on the nano-grooved surfaces. The potential of this 
nanofabrication technique will be further evaluated in this chapter, with particular 
emphasis on the study of cellular behavior under the influence of topographical 
cue. 
A final conclusion will be made in Chapter 8 to summarize the 
accomplishments of this project and provide recommendations for future work. 
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 This chapter begins by discussing the existing techniques which are 
adopted by other research groups in fabricating silicon-based nanostructures, with 
special emphasis on the methods to control the sizes and locations of the 
nanostructures. As most of the fabrication processes make use of metal-catalyzed 
Vapor-Liquid-Solid (VLS) growth of silicon, the basic concepts of agglomeration 
of a thin metal film, on both flat and topographically modified surfaces, will be 
covered in this chapter. Subsequently, the top-down fabrication of silicon 
nanostructures will be discussed, with particular emphasis on the catalytic etching 
process. This will be followed by a brief review on the fundamental concepts on 
interference lithography, a patterning technique adopted in this study, and some of 
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2.2 Bottom-up synthesis of silicon nanowires and 
preparation of metal catalysts 
 
  
 Silicon nanowires are usually synthesized by using chemical vapor 
deposition (CVD) via the vapor–liquid–solid (VLS) process [1]. The basic 
principle underlying the VLS process is the precipitation of one material from a 
supersaturated liquid alloy [2]. This can typically be divided into four main steps: 
(1) diffusion of silicon species from the vapor source to the vapor/Au–silicon 
liquid interface;  
(2) surface reaction on the vapor/liquid interface, comprising the adsorption and 
cracking of the silicon precursor at the surface of the liquid Au-silicon alloy 
droplet, leading to a supply of silicon [3]; 
(3) diffusion of silicon through the liquid droplet;  
(4) precipitation of silicon at the liquid/solid (nanowire) interface. 
 
Figure 2.1: Schematic drawing of the VLS mechanism: (i) diffusion of silicon 
species from the vapor source, (ii) incorporation, (iii) diffusion through the liquid 
droplet, and (iv) crystallization [2],[3]. 
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Based on the VLS mechanism, the diameters of the nanowires are 
determined by the size of the alloy droplets, and essentially, the size of the metal 
particles. A common method for the preparation of the metal catalyst for the VLS 
growth of silicon nanowires is via the agglomeration of a thin metal film 
deposited on a flat substrate [4],[5]. Agglomeration of a thin film resulting from 
solid state dewetting is an isolated island formation process from a continuous 
film. It is a thermally activated process reducing the free energy of the system by 
rearranging the film surface, the interface between the film and substrate, and the 
grain boundaries within the film. Young’s relationship should be satisfied for an 
island in equilibrium on a planar substrate such as SiO2 [6]: 
2
cos SiOmi γθγγ =+ ,  (2.1) 
 
where θ is the contact angle, iγ  the interface energy between the film and 
substrate, mγ  and  2SiOγ  the surface energies of the metal film and the SiO2 
substrate, respectively (see Figure 2.2). 
 
Figure 2.2: Equilibrium shape of an agglomerated island [6].  
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Agglomeration can occur well below the melting point of the material by 
surface and interfacial diffusion. The reduction of film-substrate interfacial energy, 
film-surface interfacial energy and stresses within the film are possible driving 
forces for agglomeration [7]. From a thermodynamic point of view, a giant single 
island has the least free energy for the system. In reality, however, small islands 
are formed; further coalescence is slow unless the temperature is high enough. 
 Agglomeration can be considered as a two-step process; void nucleation 
and subsequent void growth. The nucleation of voids can be homogeneous or 
heterogeneous in nature. While the possibility of homogeneous nucleation of void 
has been considered, heterogeneous nucleation of voids at defects is an accepted 
means of void formation [7]. It has been demonstrated that an initially flat surface 
is stable against small amplitude perturbations and therefore would not form holes 
spontaneously [8]. Film defects, such as grain boundary triple points, pinholes and 
gas bubbles, can act as sources for heterogeneous nucleation of voids [7]-[9]. 
The agglomeration mechanism generally reported is the grain boundary 
grooving mechanism [8]-[12]. Grain boundary grooving describes the tendency of 
the free surface of a thin film to form a depression along the intersection of the 
free surface with a boundary between two adjacent grains. This tendency is 
typically justified as satisfying a force balance among the two surface/grain and 
the grain/grain interfacial tensions [7]. A triple point, where three grains meet, 
represents a preferred site along the grooved grain boundary for heterogeneous 
nucleation of voids [9]. Upon annealing, voids are formed in the thin film that 
exposes part of the substrate surface. With further annealing, these voids grow 
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and impinge upon each other resulting in a porous yet partially continuous film. 
Further annealing eventually forms isolated islands of the film materials, as 
illustrated in Figure 2.3. 
 
 
Figure 2.3: SEM images of 5 nm thick Au films annealed in H2 environment at 
300 °C: (a) as-deposited before annealing; (b) after annealing for 15 min [6].  
 
 Agglomeration in a continuous thin film occurs through the nucleation 
and growth of circular agglomerated areas, consisting of beads and exposed 






,  (2.2) 
where πγβ /22 Ω= soD  , oD is the surface diffusion pre-exponential, sγ the 
surface energy, Ω the atomic volume, sQ  the activation energy for surface 
diffusion,  k the Boltzmann constant, T the temperature and h the film thickness. 
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As mentioned previously, a defect-free film is stable to all small perturbations, 
and the creation of through-thickness defects via grooving at grain triple junctions 
is necessary to expose areas of substrate-ambient interface and initiate the 
dewetting process. Recently, a technique for modifying the dewetting process to 
create narrower definition in both the spatial and size distributions has been 
reported [14]-[16]. This method made use of lithographically defined topography 
in silicon substrates to alter the dewetting behavior of thin metallic films. It was 
found that by using various types of inverted pyramidal topography, four major 
types of island morphology can be obtained by the dewetting of a thin gold film: 
multiple particles form per pit with no ordering, one particle per pit in ordered 
arrays with large particles on mesas, ordered arrays of one particle per pit with no 
extraneous particles, and random particle arrays that do not interact with the 
topography (see Figure 2.4). 
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Figure 2.4: Representative micrographs of the four major categories of dewetting 
on topography that were observed. (A) Multiple particles form per pit with no 
ordering, 377 nm period substrate topography with 16nm thick film. (B) Ordered 
arrays of one particle per pit with no extraneous particles, 175 nm period narrow-
mesa substrate with 21 nm thick film. (C) Film not interacting with topography, 
175 nm period wide-mesa substrate with 21 nm thick film. (D) Ordered arrays of 
one particle per pit with particles on mesas, 175 nm period wide-mesa substrate 
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The dewetting of thin Au film on a pyramidal silicon subsrate was 
influenced by the geometry of the conformal evaporated film on the pyramidal 
topography. The Gibbs-Thomson relation  [16], 
Ω=∆ κγµ  ,   (2.3) 
relates the local excess chemical potential, µ∆  , to the local curvature, κ , 
surface energy, γ , and atomic volume, Ω . For the inverted pyramids, there will 
be a positive excess chemical potential at the edge of the pit proportional to 
   AA R1=κ ,   (2.4) 
and a negative excess chemical potential at the inverted apex proportional to 
BB R1=κ .   (2.5) 
When the film is annealed, atoms diffuse away from the pit edge toward the pit 
apex in order to reduce the local excess chemical potentials by increasing the 




Figure 2.5: A schematic drawing of a conformal film of thickness h indicating the 
curvature at the pit edge, RA, and at the inverted apex, RB. The film will evolve to 
minimize these local curvatures by atomic diffusion from A to B [16]. 
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The continuous atomic diffusion from A to B causes the film thinning at the pit 
edges, and eventually exposes an area of substrate–ambient interface and 
dewetting will then proceed [14]. 
 This method produces ordered arrays of nanoparticles by means of 
templated dewetting that would be useful as catalysts for the formation of ordered 
arrays of nanowires. Unlike the agglomerated particles on a smooth substrate, the 
sizes and positions of the nanoparticles are stable under the high processing 
temperatures used for nanowire growth. This templated dewetting technique has 
been recently extended to other type of metal, such as Co nanoparticles array [17]. 
Unlike the well-ordered nanoparticle arrays made by other lithographic methods, 
such as electron beam lithography [18] and scanning probe lithography [19] 
which require complex and expensive equipment, this method provides a cost-
effective route in which both the size and location of the particles can be 
controlled with long-range ordering. On the other hand, this technique has 
apparent advantages over the other low-cost techniques, such as nanosphere 
lithography [20] and nanoporous alumina membrane [21], as it is capable of 
producing particle arrays with long-range ordering. 
 This templated dewetting technique, however, requires careful control in 
terms of film thickness, pit-to-mesa width ratio and spatial period of the inverted 
pyramidal structures in order to produce ordered arrays of one particle per pit with 
no extraneous particles. Without proper control of these parameters, the dewetted 
film would either become multiple particles per pit with no ordering, one particle 
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per pit in ordered arrays with large particles on mesas, or random particle arrays 
that do not interact with the topography [14]. 
 
2.3 Top-down fabrication of silicon nanowires 
 
 Other than the well-known VLS technique where the position and size of 
the nanowires are determined by the metal catalysts, silicon nanowire arrays can 
be fabricated by using a combination of top-down lithography and dry/wet 
etching. While conventional lithographic technique and reactive ion etching have 
been successfully employed to fabricate ordered arrays of silicon nanowires [22]-
[24] (see Figure 2.6), extensive effort has also been devoted by various research 









Figure 2.6: Scanning electron micrographs showing (a) arrays of silicon 
nanowires prepared by using inductively coupled plasma etching [22]; and (b) 
arrays of silicon nanopillars fabricated by using optical lithography and reactive 
ion etching [23]. 
 
(a) (b) 
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In recent years, a simple catalytic etching technique that makes use of 
metal (Au, Ag or Pt) particles to prepare large-area aligned silicon nanowire 
arrays on single-crystal silicon wafers has been reported [25]-[29]. In this 
technique, metal particles were deposited on the silicon wafer, and then the silicon 
substrates covered with metal clusters were immersed into the etching solution, 
where the silicon nanowire arrays were formed via a wet chemical etching. This 
method utilizes the catalytic actions of metals for dissolution of silicon in HF-
based solutions. Since this method does not require electrochemical equipment 
with an external electrical supply, it is well-suited for the mass production of 
silicon nanostructures. 
It was found that cylindrical holes with diameters of tens of nanometers 
were formed in silicon by wet chemical etching in an aqueous solution containing 
HF and hydrogen peroxide (H2O2) when silver nanoparticles were loaded on the 
silicon surface before the etching process [30]. The pore formation was found to 
be initiated by the reduction of H2O2, as represented by the equation below: 
 H2O2 + 2H+ +2e−   →    2H2O,  (2.6) 
Due to the low catalytic ability of the silicon surface for the reaction, the etching 
of silicon is slow in a HF–H2O2 solution. However, etch rate of silicon becomes 
much faster when the reaction is catalyzed by Au, Pt or Ag particles. Positive 
holes are generated as the oxidants (H2O2) are reduced at the metal particles. As a 
result of the removal of electrons from Ag particles, the potential of the silver 
particles shifts toward a positive value to a level enabling injection of positive 
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holes into silicon and oxidative dissolution of silicon in fluoride-containing 
solutions by 
 Si + 6F− + 4h+   →   SiF62−.   (2.7) 
In this process, the positive holes are injected into silicon through the 
metal/silicon interface and the positive holes are attracted near the silver particles 
due to the image force induced by them. Hence, reaction above takes place near 
the metal/silicon interface. However, when many positive holes are injected, some 
of them escape from the image force. This leads to the generation of the 
nanoporous silicon layer at the silicon surface when samples were treated in 
solutions containing H2O2 at high concentrations, as shown in Figure 2.7(b). This 
porous layer at the top surface layer consists of a microporous region and an 




Figure 2.7: Scanning electron micrographs of Ag–Si after treatment in an aqueous 
solution containing (a) 5.3M HF and 0.18M H2O2 for 1 min; (b) 5.3M HF and 
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It has been reported that the oxidative dissolution of silicon in HF solution, 
either caused by chemical oxidation or electrochemical oxidation, is accompanied 
by the formation of a nanoporous silicon layer on the surface [32]. The formation 
of this nanoporous silicon layer is enhanced under the condition in which a large 
number of positive holes are injected into silicon. This also led to the strong 
luminescence signal detected from the porous silicon layer produced adjacent to 
the metal-coated silicon surfaces. 
There is another school of thought which believes that metal (Au, Ag or Pt) 
protects silicon from being etched away [33]. However, it has been shown that by 
using a dry deposition of metal (Ag), followed by a wet chemical etching process, 
an initially net-like structure of Ag clusters was found to sink into the silicon 
surfaces after the etching (see Figure 2.8) [29].  
 
Figure 2.8: Scanning electron micrographs of (a) silicon substrate deposited with 
20 nm thick Ag and subsequently treated in the etching solution, and (b) cross-
sectional view of the bottom of silicon nanowires after the etching process [29]. 
 
 While catalytic etching has been developed for the fabrication of silicon 
nanowires array, this process still does not allow reliable control over the location 
(a) (b) 
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and size of the nanowires. Zhu et al. used a self-assembled monolayer of 
polystyrene (PS) spheres to control the diameter and the center-to-center distance 
between the silicon nanowires [34]. However, the arrangement of the nanowire 
array is not defectless due to the polydispersity of the nanospheres. 
 The morphology of the silicon nanowires prepared by using catalytic 
etching had been examined by using transmission electron microscopy (see Figure 
2.9 ) [34]. The diameter of the wire is ~230 nm at one end and 270 nm at the other 
end. Figure 2.9 (c) – (e) show high magnification images of the left end, central 
region, and right end of the nanowire [34]. The roughness of the wire gradually 
decreases from left to right. As compared to the right end, the left end is etched 
first, and is exposed to the etching solution for a longer period of time. This 
relatively longer etching time leads to a smaller diameter and a rougher surface. 
Figure 2.9(f) shows the high-resolution TEM (HRTEM) image and corresponding 
selected area electron diffraction (SAED) pattern of the silicon nanowire. The 
HRTEM image shows that the sidewall of the nanowire is covered with 
protruding islands with a roughness of < 4 nm. These protruding islands may be 
formed due to exposure of the wire to the etching solution. An oxidant milder 
than H2O2, such as Fe(NO3)3, may help to reduce the surface roughness of the 
silicon nanowire [35]. 
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Figure 2.9: Transmission Electron Microscopy (TEM) images of (a) a silicon 
nanowire and (b) high-magnification image of a particle at the surface. TEM 
images show the surface roughness at the c) left end, d) center, and e) right end of 




2.4 Interference Lithography 
 
 As interference lithography is adopted in this study for the patterning of 
nanoscale features, this section will briefly review the fundamental concepts on 
interference lithography, and some of the important parameters that would affect 
the interference patterns. 
 Among the various techniques available for pattern generation through 
lithography, the strengths of interference lithography (IL) offer a good match to 
the needs of creating a patterned array over a large area within a short period of 
time. Interference lithography allows vast numbers of identical structures to be 
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patterned over a large area for a short exposure time with a simple equipment 
setup. 
 The principle of interference lithography is simple: the interference of 
coherent light forms a standing wave pattern which can be recorded in photo-
resist. For interference of two laser beams, the standing wave forms a grating 
pattern. The period (P) of the standing wave, given in equation below, is 
dependent on the wavelength of the light (λ) and the half-angle at which the two 
beams intersect (θ) [36]. 
    θ
λ
sin2
=P   (2.8) 
 An illustration of interference lithography is shown in Figure 2.10 [38]. 
Through additional exposure, or the interference of more than two laser beams, 
the possible patterns increase from simple grating to a wide variety of periodic 
structures. Two-beam interference is by far the most common because of its 
simplicity, and all applications described in this thesis will be based on the two-
beam interference. The main limitation of interference lithography is that only 
periodic and quasi-periodic gratings and grids can be made [37]. However, in the 
applications involving the creation of periodic arrays, large area periodic patterns 
are precisely the desired result, so this limitation is not of much concern. 
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Figure 2.10: Schematic diagram illustrating the formation of standing wave from 
a two-beam-interference [38]. 
 
 In addition to the primary standing wave formed in the plane of the 
substrate, there is a second standing wave that can form perpendicular to the 
substrate. This standing wave is formed by interference between the vertical 
components of the incident light and light reflected from the boundary between 
the resist and the layer underneath. This causes the creation of an interference 
pattern in the vertical direction. The standing wave in the vertical direction 
induces a zigzag pattern in the photo-resist [39].The period of the vertical 
standing wave is determined by the same factors that govern the period of the 
grating: the wavelength of the light and the angle of interference. In this case, the 
refractive index (n) of the photo-resist also plays a role in determining the period 
of this standing wave. The period (Pvertical) of this pattern is given by [40]: 
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   θ
λ
cos2n
Pvertical =   (2.9) 
 Two-dimensional (2D) grid patterns are readily generated by rotating the 
substrate 90° after the first exposure, and performing a second exposure. 
Assuming equal exposure times for the two exposures, the incident dose 
distribution is the superposition of two perpendicular sinusoidal standing waves, 

















AI ππ 22 sinsin   (2.10) 
where A is the peak dose in each standing wave, and p the period of the 
interference pattern. A plot of this equation is shown in Figure 2.11. 
 
 
Figure 2.11: Schematic diagram illustrating the total dose distribution impinging 
upon the resist as a result of the superposition of two perpendicular grating 
exposures of equal amplitude. The dose at the peaks is twice the dose at the saddle 
points. At the minima the dose is zero [41]. 
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 The peaks correspond to the superposition of the maxima of the 
perpendicular X and Y sinusoids, the minima correspond to the superposition of 
two minima, and the saddle points separate consecutive maxima and minima. By 
assuming the incident beams are exactly matched, the dose at the peaks is 2A, at 
the saddle point is A, and at the minima is 0. When imaging 2D structures, such 
as arrays of holes or arrays of posts in photo-resist, one can choose to define these 
features either at the minima or the maxima, depending on the polarity of the 
resist used [41].  
 Interference lithography can be used for patterning at spacings as low as 
100 nm [37], and it will be possible to produce diperiodic structures with further 
reduced spacings in the future [42]. While periodic structures can be easily made 
over a very large area of ~1cm2, techniques have been developed in making use of 
interference lithography to make perfectly periodic structures over the entire 





As a summary, this chapter provides a literature survey on the techniques 
adopted by various research groups in fabricating silicon nanostructures, with 
special emphasis on the methods used to control the sizes and locations of the 
nanostructures. As the size and location of the VLS grown silicon nanowires are 
determined by the metal catalyst, the agglomeration of a thin metal film on both 
flat and topographically modified substrate was covered in Section 2.2. This was 
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followed by the methods used for the top-down fabrication of silicon 
nanostructures, with particular emphasis on the catalytic etching of silicon. Lastly, 
the fundamental concepts of interference lithography, a patterning method 
adopted in this study, was reviewed in Section 2.4 of this chapter. 
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This chapter describes the experimental procedures employed in the 
preparation and characterization of various nanostructures fabricated in this study. 
The procedures for wafer cleaning will firstly be highlighted. Next, the 
experimental details of the various processes involved in the fabrication of 
nanostructures will be discussed. These processes include thermal oxidation, spin-
coating of photo-resist, Lloyd’s Mirror interference lithography, etching of silicon 
oxide, anisotropic etching of silicon, lift-off, thermal evaporation, furnace 
annealing, and catalytic etching of silicon. Finally, the details of the structural 
characterization techniques used in this work will be presented. The techniques 
involved are ellipsometer, step-profiler, scanning electron microscopy (SEM), and 
atomic force microscopy. 
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3.2 Wafer cleaning 
 
Two-inch p-type silicon wafers were used as substrates in this work.  The 
wafers were of <100> orientation and had a resistivity of 8 – 12 Ωcm. In order to 
eliminate the samples from possible contaminations, the wafers were cleaned by 
immersing cassettes of 4-6 wafers into RCA solutions, and heating them at 80 – 
90 °C for 15 min. The exact procedure will be outlined below. 
 
3.2.1 RCA I cleaning  
 
The wafers were firstly cleaned using RCA I solution. This oxidizes 
organic films and complexes Group I and II metals as well as other metals, such 
as Au, Ag, Cu, Ni, Zn, Cd, Co and Cr [1]. The RCA I solution is a high pH 
solution consisting of hydrogen peroxide (H2O2), ammonium hydroxide (NH4OH) 
and de-ionized (DI) water in the proportion of 1:1:5 by volume. It was then heated 
to 80 – 90 °C before the wafers were immersed in the solution for 15 min. The 
wafers were then rinsed in DI water with nitrogen (N2) bubbler for another 10 – 
15 min. The RCA I solution slowly dissolves the thin native oxide layer on Si and 
continuously grows a new oxide layer by re-oxidation. This combination of 
etching and re-oxidation helps to dislodge particles from the wafer surface [1]. 
 
3.2.2 RCA II cleaning  
 
RCA II is a low pH solution consisting of hydrochloric acid (HCl), H2O2 
and DI water in the proportion of 1:1:6 by volume. This solution removes alkali 
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ions and cations (ionic and heavy metal atomic contaminants) like Fe3+, Al3+, and 
Mg2+ which form insoluble hydroxides in basic solutions of RCA I [1]. It serves 
to remove the ionic and heavy metal contaminants on the wafer. The RCA II 
solution was then heated to 80 – 90°C before the wafers were immersed in the 
solution for 15 min. The wafers were then rinsed with DI water with nitrogen (N2) 
bubbler for another 10 – 15 min. 
 
 
3.2.3 10 % Hydrofluoric Acid Dip 
 
The hydrogen peroxide in the RCA I and RCA II cleaning procedures 
caused the surfaces of the wafers to be coated with a layer of oxide of 1 ~ 2 nm 
due to its high oxidizing nature. Furthermore, it is well established that silicon 
exposed to oxygen or air ambient forms a thin native oxide layer on its surface 
even at room temperature. Such native oxides can grow up to a thickness of 
around 0.5 ~ 1 nm. To remove this layer of oxide prior to subsequent processing, 
the wafers are immersed in a 10% hydrofluoric acid (HF) for around 20 sec. Then, 
the wafers were immersed in DI water with a nitrogen bubbler for 20 minutes to 
remove the remaining HF acid. The wafers were then blown dry using nitrogen 
gas from a nitrogen gun and were ready for the next processing step. Wafers that 
were scratched or with defects after the entire wafer cleaning process were not 
used to maintain the objectives of reproducibility and comparability. 
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3.3 Thermal Oxidation 
 
There are two main methods to fabricate a silicon oxide layer, namely (i) 
thermal oxidation, and (ii) depositing SiO2 layer by using Chemical Vapor 
Deposition (CVD) or Low Pressure Chemical Vapor Deposition (LPCVD). Since 
thermally grown oxides are good masks against Potassium Hydroxide (KOH) 
etching, thermally grown oxides were used in this study. 
 
Figure 3.1: Schematic drawing of thermal oxidation system used in this study. 
 
In this work, the thermal oxide was grown using pure oxygen at 900 °C. 
Dry oxidation was used instead of wet oxidation as it produces a more uniform 
and denser thermal oxide [1], which was congruent with the desired properties of 
oxide etch mask needed in this study. 
O2 
3-zone furnace 
wafers Dummy wafers 
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Figure 3.1 depicts the thermal oxidation system. Several key features have 
to be noted. Firstly, Rapid Thermal Oxidation (RTO) was not used as very thin Si 
oxide layer (< 10 nm) might not be effective in acting as an etch mask. Secondly, 
all wafers to be thermally oxidized were placed into the quartz carrier or “boat” 
simultaneously. This ensured that the thickness of the oxide would be almost the 
same, which is necessary for the subsequent etching process. Thirdly, to further 
ensure the uniformity of the oxide, two dummy wafers were placed at either side 
of the “boat”, as shown in Figure 3.1. This was to ensure that the O2 flux reaching 
the surface of the wafers would be comparable, as the oxidation growth kinetics 
could be modeled in the reaction rate controlled regime. Measurement of the 
thickness of the thermally grown oxide using an ellipsometer revealed that the 
oxide thickness between the different wafers were within 1%. 
Details regarding the ramp-up of the furnace, loading and unloading of 
wafers and control of temperature will be discussed in the following section on 
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3.4 Photo-resist coating 
 
The resist used in this study was Ultra-I 123 (positive resist) and TSMR-
iN-032 (negative resist). It was coated onto the substrate via a spin coater. Prior to 
the spinning process, a few droplets of photo-resist were applied to the surface of 
the silicon until it was sufficient to cover the entire surface area of a 15 mm by 15 
mm silicon substrate.  
The spin coating is basically a two-step process. The first step consists of a 
6 sec spinning interval at 3000 rpm to ensure the deposited photo-resist spreads 
out uniformly over the entire surface of the sample. The second step consists of a 
50 sec spin coating at 6000 rpm, and this step determines the final thickness of the 
spin-coated photo-resist. In this study, the resist thickness was calibrated by using 
a step profiler to ensure the consistency in the thickness of the resist layer. 
This was then followed by a soft-bake process. The hot plate’s 
temperature was set at 100°C and the duration of the soft bake is 1 min and 30 sec. 
The purpose of soft bake is to evaporate off excess solvent within the photo-resist, 
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3.5 Lloyd’s Mirror interference lithography 
 
Interference lithography was used to define the pattern on the resist layer, 
as this technique can easily cover a large area of substrate within a short period of 
time. This was carried out by using the Lloyd’s mirror setup with a 325 nm 
helium-cadmium (He-Cd) continuous wave laser as the light source. The He-Cd 
laser offers a long coherence length at a mid UV wavelength and at a lower cost 
than other available options, such as excimer lasers. No mask is required as it is 
based on the principle of constructive and destructive interferences, which 
produces the periodic fringes. 
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Figure 3.2 shows the experimental setup for this Lloyd’s mirror 
interferometer. The laser beam was directed to the spatial filter which allows 
noise to be removed away from the beam to provide a clean Gaussian profile. 
After the spatial filter, the beam is allowed to expand over a length of 
approximately 1 meter. The large beam expansion in the Lloyd’s mirror is 
somewhat of a tradeoff, but in this case, the gain is greater than the loss. As a 
Gaussian beam expands, it changes in three ways. The intensity of the beam 
decreases, the diameter of the beam increases, and the radius of the phase front 
increases. Lowering the intensity leads to increased exposure time, but this is not 
causing any issues due to the inherent stability of the system. Because of the 
Gaussian intensity profile, increasing the beam diameter means that the intensity 
will be more uniform over the exposed area. Finally, the increase in radius of the 
beam diameter means that the beam more closely approximates a plane wave over 
the exposure area. An aluminium square mirror is used to reflect the beam to the 
substrate because of its enhanced UV reflectivity compared to other metals, and 
for its essentially constant reflectivity over a broad range of angles. Though a 
higher reflectivity can be obtained with a dielectric mirror, the variation in the 
reflectivity with angle can be significant. The intersection point of the mirror and 
wafer is aligned with the axis of a rotation stage, and this allows for easy variation 
of the gratings’ spatial period. Because the center of the mirror/substrate assembly 
remains on the optical axis, further alignment of the optics is unnecessary. This 
feature is a distinct advantage over the Mach-Zehnder style system, where 
changing the period requires physically moving and re-aligning the two arms of 
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the interferometer [2]. The light from the original beam would interfere with the 
light reflected off the mirror to form a standing wave pattern which can be 
recorded in the photo-resist. This generates a pattern of lines in the resist with a 
period equal to λ/2sinθ, where λ is the wavelength of the light, and θ half the 
angle between the two beams. 
Development of the exposed photo-resist was performed using the CD 26 
(for positive resist), or NMD 032(for negative resist) developer. The exposed 
sample was immersed in the developer for duration of ~60 sec. After which the 
sample was removed and flushed with DI water. The final step involves the 




3.6 Etching of Silicon Oxide 
 
The objective of this step is to selectively remove the SiO2 that is 
unprotected by the photo-resist layer. This was done in order to transfer the 
pattern of the mask to the silicon oxide layer. An aqueous solution of 0.5 % 
Buffered Hydrofluoric Acid (BHF) was prepared to selectively remove the SiO2 
layer at a controllable rate. 
Etching was carried out in the wetbench, and several parameters have to 
be controlled: (i) etching duration, and (ii) selectivity of the material to be etched. 
Through repeated experiment, it was found that an aqueous solution of 0.5 % 
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BHF yielded the best results and the etching duration used was around 2 min for 
the removal of a 10 nm thick SiO2 layer. Over-etching is preferred as the aim is to 
completely remove the unprotected oxide area so that the remaining oxide can be 
used as an etch mask for subsequent KOH etching. After the etching process, the 
samples were blown dry by using a nitrogen gun. 
HF was used as the etchant as it provides the required selectivity in this 
wet etching process. HF provides fluorine that is required to etch SiO2 by the 
following overall reaction given by: 
 4F (aq) + SiO2 (s) →   SiF4 (g) + O2 (g)   . 
SiF4 has a very low melting point of -86 °C. This makes it highly volatile 
and thus allows it to easily leave the surface of the etched area. 
 
 
3.7 Anisotropic etching of Silicon 
 
The objective of anisotropic etching is to selectively remove the area of 
silicon that is unprotected by the oxide mask. The etchant used for this anisotropic 
etching of silicon is 30% Potassium Hydroxide (KOH). As KOH is known to etch 
(100) plane of silicon much faster than (111) plane [3], the resulted structure is an 
inverted pyramid bound by four Si(111) plane after the stop etch is achieved, as 
shown in Figure 3.3. 
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Figure 3.3 Schematic diagram depicting the fabrication of inverted pyramid 
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3.8 Thermal Evaporation  
 
In the thermal evaporation process, the material is heated until fusion by 
means of an electrical current passing through a filament or metal plate where the 
material is placed. The evaporated material is then condensed on the substrate. 
This technique is simple and appropriate for depositing metals and some 
compounds with low fusion temperature (Al, Ag, and Au etc.). 
Typical metals used as heating resistance are tantalum (Ta), Molibdenum 
(Mo) and tungsten (W), with vapor pressure practically zero at the evaporation 
temperature (1000 ~ 2000 °C). A scheme of the deposition equipment used in the 
laboratory is shown in Figure 3.4. 
 
 
Figure 3.4 Schematic drawing of a thermal evaporator. 
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3.9 Lift-off  
 
 
Lift-off is performed to transfer the pattern on the resist layer to a layer of 
metal film. After the patterning was done on the photo-resist by using interference 
lithography, a layer of thin metal film was evaporated on the top of the patterned 
photo-resist. Lift-off was then performed by using acetone at room temperature 
with the help of ultrasonic agitation. A negative image of the resist can be 
transferred to the metal film by using this method. An illustration of lift-off 
process is shown in Figure 3.5. 
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3.10 Furnace Annealing  
 
The purpose of furnace annealing is to provide the energy for the metal 
atoms to diffuse and allow the dewetting process of metallic nanoparticles to take 
place. In semiconductor device fabrication, furnace annealing is used for other 
purposes as well. Amongst these is heating in order to activate dopants and repair 
damage from implants. As this step provides the energy for the agglomeration of 
thin metal film, it can be considered as an important step in the fabrication 
process, since the control of the related parameters directly affects the size and 
distribution of metallic nanoparticles. 
 
 
Figure 3.6 Schematic diagram depicting the equipment for furnace annealing. 
 
N2 or forming gas 
3-zone furnace 
Samples 
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Figure 3.6 shows a schematic drawing of a horizontal furnace used to 
anneal the samples. The wafers are loaded onto a quartz carrier. The carrier is 
then moved into the furnace by an automated loading system. The furnace itself is 
divided into three zones for temperature control. The outer zones are designed to 
compensate heat loss out to the ends of the tube, so that a long central section 
with uniform temperature can be maintained [1]. In order to minimize the large 
thermal gradients across the wafers, the wafers are loaded into the furnace at a 
moderate “boat” speed. This minimizes thermal stress on the wafers, which could 
possibly affect the size distribution of the metallic nanoparticles. 
There are three important parameters that may affect the evolution of 
metallic nanoparticles: annealing ambient, temperature and duration. In this study, 
furnace annealing was carried out in a nitrogen or forming gas (90% nitrogen, 
10% hydrogen) ambient, with the temperature varied from 600 to 1000 °C, and 
annealing duration of 60 min. This technique was employed, primarily as a 
material study to observe the difference in the size and distribution of metallic 
nanoparticles at different annealing temperatures, which would be affected by the 
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3.11 Catalytic Etching 
 
The objective of catalytic etching is to selectively etch the silicon substrate 
covered by a patterned metal (Au, Ag or Pt) layer. The silicon in direct contact 
with the metal layer will be etched at a much faster rate compared to the silicon 
surface that was exposed directly to the etching solution [4], allowing the 
fabrication of silicon nanostructures with high aspect ratios. During catalytic 
etching, holes are generated as the oxidants such as H2O2 is reduced at the metal 
layer. As a result of the removal of electrons from the metal, the potential of the 
metal shifts toward a positive value to a level enabling injection of holes into 
silicon and oxidative dissolution of silicon in the fluoride-containing solution [5]. 
 
 




Etching was carried out at the wetbench, with the experimental setup as 
shown in Figure 3.7. Several parameters have to be controlled precisely: (i) 
container 
Mixture of 
HF, H2O2  
and DI Water 
wafer 
lid 
Holes in the lid 
that allow HF 
to penetrate 
chemicals covering the 
wafer: catalytic etching 
taking place 
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etching duration, (ii) concentration of HF, and (iii) concentration of H2O2. Etching 
was carried out in a chemical solution containing 4.6 Molar (M) of HF and 0.44 
M of H2O2 for duration ranging from 3 to 18 min. The sample was then rinsed for 
10 min in DI water to remove the remaining HF and H2O2. After the etching 
process, the sample was blown dry by using a nitrogen gun. 
3.12 Measurement of film thickness by using Ellipsometer  
 
Ellipsometry is a non-destructive, effective and quick optical technique to 
measure the thickness and optical properties of extremely thin films, or layers. In 
this study, the ellipsometer has been exclusively used to analyze the thickness of 
the thermally grown oxide layer. The operational principle of an ellipsometer is 
illustrated by the schematic drawing shown in Figure 3.8. 
 
 
Figure 3.8 Schematic drawing of an ellipsometer. 
Detector 
Analyzer 
Reflected beam 1 
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The ellipsometer works by shining a well-defined source of Helium-Neon 
laser at the wavelength of 632.8 nm on the sample and capturing the reflection 
signal by a detector. The laser beam goes through a polarizer first, so that only 
light orientated in a known direction is allowed to pass. It then goes through a 
compensator, which elliptically polarizes the light beam. Note that the 
compensator is not shown in Figure 3.8. The remaining light is then bounced off 
the sample under study. 
The ablility to measure the thickness of the dielectric layer is due to 
Snell’s Law. Referring to Figure 3.8, when a beam of light strikes the thermal 
oxide, some reflects immediately (reflected beam 1), and some passes through to 
the far side of the thermal oxide before being reflected (reflected beam 2). By 
measuring the difference between the two reflections, the thickness of the thermal 
oxide can be determined. Furthermore, the reflected light also undergoes a change 
in polarization, which can be used to measure the optical properties of the thin 
film. 
For the ellipsometer to function accurately, the materials being examined 
must satisfy certain physical properties. The sample must be composed of a small 
number of well-defined layers. The layers must be optically homogeneous and be 
able to reflect significant amounts of light. If any of these requirements is violated, 
the standard procedures do not work. In this study, the interface between the SiO2 
thermal oxide and the crystalline Si is well defined and reflective. As such, this 
method has been employed as a very effective method to determine the thickness 
of the thermal oxide. 
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3.13 Measurement of film thickness by using step profiler  
 
To ensure that the spin-coated photo-resist has a consistent thickness after 
the spin-coating process, a portion of the photo-resist is removed and the 
thickness of the resist is measured by using a step profiler. This step is necessary 
to determine the exact exposure and resist development time, so that consistent 
structures can be created from batch to batch. 
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3.14 Scanning Electron Microscopy  
 
Electrons from a thermionic, or field-emission cathode are accelerated 
through a voltage difference between cathode and anode (from as low as 0.1 keV 
to as high as 30 keV). The smallest beam size at the virtual source with a diameter 
in the order of 10 ~ 50 μm for thermionic emission, and a diameter of 10 ~ 100 
nm for field emission guns, is demagnified by a two or three stage electron lens 
system so that an electron probe of diameter 1 ~ 10 nm is formed at the specimen 
surface. 
Primary electrons that are striking the sample generate secondary electrons 
(SE), backscattered electrons (BSE) and Auger electrons (AE). SE and BSE are 
usually collected, amplified and detected with a scintillator-photomultiplier 
detector. Scanning electron microscopy (SEM) and Auger spectrometers use 
similar primary electron columns. In fact, SEM capabilities are usually 
incorporated into Auger instrument. Separate detectors are required for secondary 
and backscattered electrons. To produce images, these electron signals are 
measured as a function of primary beam position while the beam is scanned in a 
raster pattern over the sample. 
Interaction of the primary beam with the sample creates an excitation 
volume, in which electrons are scattered through elastic and inelastic scattering. 
Electrons in elastic collisions that are losing only a small fraction of their original 
energy, but undergo large-angle deflection are known as BSE (backscattered 
electrons). Inelastically scattered electrons that lose much of their original energy 
and those with energy less than 50 eV are known as SE (secondary electrons). SE 
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provides information on surface topography, and it is also used in voltage contrast 
imaging. BSE on the other hand, provides information on topography and 
material, while AE provides information on the chemical composition of thin film 
and it is usually used in surface analysis. The SEM resolution depends on the 
smallest electron probe spot achievable, while the signal-to-noise ratio is 
determined by the electron probe current, which decreases with probe spot size. 
Therefore, electron optics in SEM are designed to achieve the smallest electron 
spot with maximum current. The SEM analysis in this work was performed using 
a Hitachi S4100 and a Philips XL30 field emission SEM. An accelerating voltage 
of 30 keV with a working distance of 10 mm was normally used for conducting 
samples. 
  
3.15 Atomic Force Microscopy  
 
Atomic Force Microscope (AFM) is an imaging technique that can resolve 
features as small as an atomic lattice in the real space. The way it works is 
illustrated in Figure 3.10. A cantilever tip is brought near to the sample surface. 
The ionic repulsive force from the surface applied on the tip bends the cantilever 
upwards. The amount of bending, measured by a laser spot reflected on a split 
photo-detector, can be used to calculate the force. By keeping the force constant 
while scanning the tip across the surface, the vertical movement of the tip follows 
the surface profile and is recorded as the surface topography. 
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Figure 3.10 Schematic drawing of a typical AFM system. 
 
Unlike Scanning Tunneling Microscope (STM), which can only image 
conducting surfaces, AFM can be used on any kind of surfaces. The popularity of 
AFM is due to a number of reasons, such as easily achievable high resolution, 
little sample preparation, and three-dimensional information in real space. 
AFM operates by measuring attractive or repulsive forces between a tip 
and the sample [6]. Two main modes of AFM operation are contact and non-
contact modes. In the non-contact mode, a probe tip is oscillated and hovers at 5 
nm to 15 nm above the sample surface. This mode is useful for delicate samples 
where tip contact could change the sample topography or damage the sample. 
However, spatial resolution in the non-contact mode is poorer than that in the 
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contact mode. Probe tip is in close contact with the sample surface and 
experiences a repulsive force of about 10-9 N in the contact mode.  Such a large 
repulsive force could result in plastic deformation of the sample and probe tip 
materials and make the atomic resolution imaging difficult [7]. 
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Chapter 4  
 
Results and Discussion I: 
Synthesis of precisely located metal 








Metallic nanoparticles are of interest for a wide range of applications, 
including magnetic memory arrays [1], plasmonic waveguides [2] and as catalysts 
for the growth of nanowires or nanotubes [3]-[7]. In the synthesis of 
semiconductor nanowires and carbon nanotubes via the Vapor-Liquid-Solid 
(VLS) or Vapor-Solid-Solid (VSS) method, metallic nanoparticles are used as 
catalyst for growth.  The size and location of semiconductor nanowires and 
carbon nanotubes are critically controlled by the size and locations of the 
nanoparticles [8]-[9]. As nanowires and nanotubes are potential building blocks 
for future nanoscale devices and systems, the controllable growth of these 
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nanostructures is becoming increasingly important as conventional silicon 
technology faces the technical limitations of continuous shrinkage in dimensions.  
Various research groups have carried out investigations on the possible 
methods to control the size or the location of the metal nanoparticles. The most 
common techniques involve the top-down approaches, such as electron beam 
lithography and scanning probe lithography. For instance, Hu et al. has 
demonstrated that Au nanoparticles with the average diameter of 6 nm can be 
positioned into a single line by using electron beam lithography [10]. On the other 
hand, Garno et al. has also demonstrated that Au nanodot array with a smallest dot 
size of 70 nm and a period of 250 nm can be fabricated by using atomic force 
microscopy (AFM) based nanomachining [11]. Despite the extensive work carried 
out in this area, there are still no scalable techniques that can selectively deposit 
the metal nanoparticles over a large area, which is necessary in the large-scale 
integration of the semiconducting processing technology. 
In this chapter, we explore the possibility of synthesizing metal 
nanoparticles at predefined locations over a large area on silicon surface. In 
addition, we investigate the tunability in the size of the nanoparticles by varying 
the experimental conditions, including the film thickness and annealing 
temperature. With these experiments, we would be able to examine (i) the 
formation of Au nanoparticles due to the agglomeration of Au film with different 
thicknesses deposited on flat silicon surface, (ii) the formation of a regular array 
of Au nanoparticles by using a combined approach involving interference 
lithography, anisotropic etching of silicon, agglomeration and coarsening of Au 
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nanoparticles. The details of the process involved, as well as the role of film 
thickness and annealing temperature in determining the size of the nanoparticles 
will be discussed in the following sections. 
 
 
4.2 Agglomeration of thin Au film deposited on flat 
silicon surface  
 
 
This study intends to investigate the effect of film thickness and 
processing temperature on the size and uniformity of Au nanoparticles resulted 
from the agglomeration of thin Au film deposited on flat silicon surfaces. Au 
layer with three different thicknesses (5 nm, 20 nm and 50 nm) were deposited on 
a p-type Si(100) substrate via thermal evaporation at a base pressure of 1x10-6 
Torr. The samples were then annealed in nitrogen ambient for temperature 
ranging from 700 °C to 1000 °C to investigate the effect of film thickness and 
annealing temperature on the size and distribution of the resulting nanoparticles. 
Annealing temperature lower than 700 °C was not covered in this study as the 
size and spatial density of the agglomerated Au particles were reported to be 
temperature independent for annealing temperature ranging from 300 °C to 
700 °C [12]. 
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Figure 4.1: SEM images of the 5 nm thick Au film annealed in a nitrogen 
environment for 60 min at (a) 700 °C and (b) 1000 °C, respectively. (c) and (d) 





Figure 4.1(a) and (b) show the surface morphologies of a 5 nm thick Au 
film after annealing in a nitrogen environment at 700 °C and 1000 °C, 
respectively, for 60 min. The analyses on the size distribution of the Au nanodots 
(c) 
(a) 
300 nm 300 nm 
(b) 
(d) 
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are shown in Figure 4.1 (c)-(d). The size distribution of the Au nanodots was 
obtained by analyzing and measuring the sizes of the nanodots over an area of 
4µm2. It can be observed that after annealing at elevated temperatures, the 
originally continuous thin Au film broke up into isolated Au islands. This is 
because thin films have a high surface-to-volume ratio, therefore upon annealing, 
a thin, solid and continuous film may develop holes and eventually agglomerate 
into shapes with a lower surface-to-volume ratio [13]. From Figure 4.1, it can be 
seen that most of the nanodots have the size ranging from 5 nm to 50 nm after 
annealing at elevated temperatures of 700 °C and 1000 °C. The size distribution 
of the Au nanodots appears to be quite independent of the annealing temperature 
at this particular film thickness (5 nm) for annealing temperature ranging from 
700 °C to 1000 °C. 
Figure 4.2 shows the surface morphologies of a 20 nm thick Au film after 
annealing in a nitrogen environment at 700 °C and 1000 °C, respectively, for a 
duration of 60 min. For the sample annealed at 700 °C, it can be observed that 
majority of the particles have the size ranging from 0.4 μm to 2 μm in diameter. 
The sizes of the Au particles are generally much larger than those in Figure 4.1 (5 
nm thick Au film, annealed at 700 °C). This can be understood by noting that a 
thicker film has higher morphological stability [14]. The largest particle size 
observed on this sample is approximately 2.3 μm in diameter [see Figure 4.2(c)].  
However, for the sample annealed at 1000 °C, the largest particle size that can be 
observed is approximately 3 μm in diameter [see Figure 4.2(d)]. Note that in 
contrast to the sample annealed at 700 °C, there is an obvious increase in the size 
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of the Au particles when the sample was annealed at a higher temperature of 
1000 °C. This could be due to the enhancement in the diffusivity of the Au atoms 




Figure 4.2: SEM images of the 20 nm thick Au film annealed in a nitrogen 
environment for 60 min at (a) 700 °C and (b) 1000 °C, respectively. (c) and (d) 
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Figure 4.3: SEM images of the 50 nm thick Au film annealed in a nitrogen 
environment for 60 min at (a) 700 °C, (b) 900 °C, and (c) 1000 °C, respectively. 






Figure 4.3 shows the surface morphologies of a 50 nm thick Au film after 
annealing in a nitrogen environment at 700 °C, 900 °C, and 1000 °C, respectively, 
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annealed at 900 °C for 60 min, the film has a high morphological stability that 
prohibits agglomeration to occur through the entire thickness of the film. 
However, when the sample was annealed at a higher temperature of 1000 °C, the 
formation of isolated Au islands was observed, as shown in Figure 4.3(c). The 
dependence of agglomeration on film thickness can be understood by considering 
the effect of film thickness on the rate of agglomeration, which can be described 
by the void growth rate within the film, u, as [15] 
    3
)/exp(
kTh
kTQsu −= β  ,   (4.1) 
 
where πγβ /22 Ω= soD , DO is the surface diffusion pre-exponential, sγ  the 
surface energy, Ω  the atomic volume, sQ  the activation energy for surface 
diffusion, T the temperature and h the film thickness. As can be seen from Eq. 
(4.1), the agglomeration rate is inversely proportional to h3. As such, the 50 nm 
thick film agglomerates at a slower rate than the 5 nm and 20 nm thick films when 
exposed to the same annealing conditions. After annealing at 900 °C for 60 min, 
the 50 nm thick film is able to withstand the agglomeration process. However, 
since the void growth rate, u, has an exponential dependence on temperature, at a 
higher annealing temperature of 1000 °C at the similar duration, the originally 
continuous film agglomerates into Au islands of various sizes. 
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Figure 4.4: A summary on the mean diameter and standard deviation of the Au 




A summary on the agglomeration of Au film with the thicknesses of 5 nm 
and 20 nm for the temperature ranging from 700 °C to 1000 °C is shown in Figure 
4.4. The mean diameter of the Au dots agglomerated from the 5 nm thick Au film 
is found to be rather insensitive to temperature. However, for the case of the 20 
nm thick film, the mean diameter of the Au dots is found to reduce from 
approximately 1.2 μm to 600 nm when the annealing temperature increases from 
700 °C to 800 °C. This can be understood by noting that the void growth rate has 
an exponential dependence on temperature, as indicated in Eq. (4.1). Therefore, at 
a higher annealing temperature, the film breaks up into smaller dots. When the 
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annealing temperature of the 20 nm thick Au film increases from 800 °C to 
900 °C, the mean diameter of the Au dots is found to increase from 600 nm to 700 
nm. This could be due to the enhanced coarsening rate of the Au nanodots since 
the diffusivity of the Au atoms increases at a higher annealing temperature. With 
further increase of annealing temperature to 1000 °C, the mean diameter for the 
Au dots is found to increase to approximately 1.3 μm. 
From the studies carried out in this section, the agglomeration of thin Au 
layer deposited on a flat silicon surface provides a simple route for the large-area 
synthesis of Au particles. The sizes of the particles appear to be more regular with 
the decrease in the Au layer thickness. Au particles with sizes ranging from 5 nm 
to 60 nm were obtained from a 5 nm thick Au layer for temperature ranging from 
700 °C to 1000 °C, while a thicker Au layer of 20 nm gave rise to much more 
irregularly-sized Au particles, with the sizes highly dependent on the processing 
temperature (see Figure 4.4). For an even thicker Au layer of 50 nm, Au particles 
can only be obtained by raising the temperature to 1000 °C. Note that the Au 
particles obtained via this method are quite irregular in size even for the thin film 
of 5 nm used in this study. This would impede the uniform catalytic growth of 
one-dimensional semiconductor nanostructures with predefined diameters by 
using the Au particles as catalyst in the Vapor-Liquid-Solid (VLS) process. For a 
more controllable growth of these nanostructures, a cost-effective, wide-surface 
coverage method that can synthesize Au nanoparticles with uniform sizes at 
precise locations on silicon surface is needed. The development of this method 
will be discussed in the following sections. 




 - 68 - 




In order to control the position of the metal nanoparticles, nanoscale 
inverted pyramids were created on silicon surface. The aim of this study is to 
confine the placement of metal nanoparticles within the pyramidal structures. The 
substrate used in this study was a p-type (100) silicon wafer.  A silicon dioxide 
layer of 10 nm in thickness was thermally grown in an O2 ambient at 900°C. This 
was followed by the spin coating of a 100 nm-thick negative photo-resist layer 
(TSMR-iN032).  
Interference lithography was then used to define the pattern on the resist 
layer, as this technique can easily cover a large area of substrate within a short 
period of time. This was carried out by using the Lloyd’s mirror setup with a 325 
nm helium-cadmium (He-Cd) continuous wave laser as the light source. Two 
exposures at a 90° relative orientation were used to create a periodic square array 
of holes in the resist layer. 
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Figure 4.5: Scanning electron micrograph of a negative photo-resist layer that has 
been exposed at θ = 20°. Two exposures at a 90° relative orientation were used to 
create a periodic square array of holes in the resist. 
 
Figure 4.5 shows the image of a negative photo-resist layer (TSMR-iN032) 
that has been exposed with θ fixed at 20°. After the first exposure, the sample was 
rotated for 90°, and subsequently followed by the second exposure (see Figure 
4.6). This gave rise to the holes array with a periodicity of approximately 500 nm 
in the photo-resist after development in a NMD-032 developer. This holes array 
was then transferred to the silicon oxide layer underneath by etching the sample 
using a 0.1 % buffered hydrofluoric acid at room temperature. The samples were 
then immersed in a 30 % KOH solution at room temperature, with the patterned 
silicon oxide serving as an etch mask layer. Due to the high etch ratio between the 
(111) and (100) silicon planes [16],[17], the exposed silicon was anisotropically 
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etched in KOH, resulted in a periodic array of inverted pyramids bound by Si(111) 
planes. Note that the etching resulted in slight undercut between the edge of the 
pyramid and the silicon oxide layer (see Figure 4.6(d)).  
 Gold films of 5, 10 or 20 nm in thickness (namely samples A, B and C) 
were then deposited on the inverted pyramid array using a thermal evaporator at a 
base pressure of 1 x 10-6 Torr (see Figure 4.6(e)). The samples were immersed in 
a 10% hydrofluoric acid to lift off the masking oxide. Subsequently, the samples 
were annealed in nitrogen ambient at temperatures ranging from 600 °C to 
1000 °C for 60 min. This results in Au nanoparticles confined in the inverted 
pyramid structures, as shown in Figure 4.6(g). 
 Figure 4.7 shows a scanning electron micrograph (SEM) of Au 
nanoparticles array fabricated over a large area on silicon surface, with each 
nanoparticle confined in an inverted pyramid. As the smallest window that can be 
fabricated by using the present interference lithography technique with a 
wavelength of 325 nm is currently 100×100 nm2 with a periodicity of 
approximately 200 nm, one can potentially produce 2.5×109 nanoparticles per cm2 
by using the approach shown in Figure 4.6. 




 - 71 - 
 
Figure 4.6: Process flow on the large-area synthesis of precisely located Au 













the sample rotated at 
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Figure 4.7: Scanning electron micrograph of Au nanoparticles array fabricated 
over a large area on silicon surface. Note that only one nanoparticle was confined 
in an inverted pyramid. 
 
  
Figure 4.8 (a) to (f) show a series of SEM images of Au nanoparticles 
produced with Au layer of different thickness (5, 10 and 20 nm) that were 
subsequently annealed at different temperatures (600 or 1000˚C). It can be seen 
from these figures that, depending on the annealing temperature and Au layer 
thickness, nanoparticles of different sizes and size uniformity were observed in 
the inverted pyramids.  
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Figure 4.8: SEM images of samples after an oxide lift-off process, followed by 
annealing in nitrogen ambient for 60 min. (a) and (b) are sample A (5nm-thick Au 
layer) annealed at 600°C and 1000°C, respectively. (c) and (d) are sample B 
(10nm-thick Au layer) annealed at 600°C and 1000°C, respectively. (e) and (f) are 
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The most salient feature in Figure 4.8 is that the diameter of the 
nanoparticles can be tuned reproducibly by changing the Au layer thickness while 
fixing the annealing temperature. For example, Figure 4.8(b) and (f) show that for 
samples deposited with 5 and 20 nm of Au annealed at 1000°C, a 70% reduction 
in the nanoparticle diameter was observed. To a lesser effect, Figure 4.8 (a) and (b) 
show that for samples deposited with 5 nm of Au but annealed at 600 and 1000˚ C, 
there is an approximately 30% reduction in the diameter of the Au nanoparticles. 
Thus, we conclude that one can tune the diameter of the nanoparticles more 
effectively by changing the Au layer thickness. Note that one should bear in mind 
the occurrence of “multi-nanoparticles” in a pyramid when annealed at a lower 
temperature.  
Figure 4.9 shows a statistical analysis of the diameter of nanoparticles 
obtained with different Au layer thicknesses after annealing at 1000˚ C. It shows 
that a better control of the size of nanoparticle is achieved with a thinner layer of 
Au, as the standard deviation of the diameter of the nanoparticles is the smallest 
(2.1) for the samples coated with 5 nm of Au layer as compared to that obtained 
from samples coated with 20nm-thick Au films (5.0). 
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Figure 4.9: A summary of the distribution of the Au nanoparticle diameters 
obtained by annealing Au layers with thickness of 5 nm, 10 nm and 20 nm at 








 We have mentioned earlier that there are instances that several smaller 
nanoparticles were found in a single pyramid. A closer examination of the SEM 
images of Figure 4.8 shows that the “multi-nanoparticles” pyramids occur more 
frequently in samples with a thinner Au layer or annealed at lower temperatures. 
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For example, Figure 4.8 (a), (c) and (e) show that the thinner Au layers lead to 
multi-nanoparticle formation when annealed at 600°C. This is reasonable as when 
the film is too thin, randomly dispersed holes already exist in the as-deposited 
film [18] or the film may never become continuous. Upon annealing, dewetting 
occurs immediately at these random sites rather than at ruptures at the pit edges, 
thus resulted in multi-nanoparticles in a pyramid. When annealed at 1000°C, the 
higher temperature can lead to an increase in the diffusivity of Au atoms, causing 
coarsening to become more significant. This will cause the multi-nanoparticles in 
a pit to coarsen into one single nanoparticle regardless of Au film thickness. 
 As the synthesis of the Au nanoparticles was performed at elevated 
temperature (especially at 1000°C), the desorption of Au would be significant. 
According to the Langmuir Equation [19], the evaporation rate (Re) of Au atoms 
can be estimated as 
        TeqAue PTMR ,2
122 )()10513.3(
−
×= ,   (4.2) 
 
where MAu is the atomic weight of Au, T is the annealing temperature and Peq,T is 
the equilibrium vapor pressure of Au at T.  The value of Peq,T is estimated [20] to 
be ~10-7 Torr at 1000°C. We can assume very insignificant evaporation of Au at 
600°C as the value of Peq,T is way below 10-11 Torr. With this evaporation rate, we 
reached an estimation of a disappearance of 1.14×107 Au atoms when annealed at 
1000°C for 60 minutes. On the other hand, a simple calculation on the change in 
the volume between the two typical spherical nanoparticles of Figure 4.8(e) and (f) 
gives a value of the loss of Au atoms to be 2.32×107. This is in very good 
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agreement with the number arrived from Eq. (4.2). Note that there may be 
diffusion of Au atoms into the silicon substrate when annealed at an elevated 
temperature. However, there exists a thin layer of native oxide between the Au 
film and the silicon pyramid walls, and this will significantly reduce the diffusion 
process. Our earlier calculation based on Eq. (4.2) indeed confirmed that the 
desorption of Au atoms when annealed at the elevated temperature, rather than the 
diffusion into silicon, is the predominant mechanism for the reduction of the 
nanoparticle size. 
 Giermann and Thompson [18] had studied the dewetting of continuous Au 
films deposited on inverted pyramid arrays, and found that under certain limited 
conditions, dewetting led to periodic monodisperse nanoparticle arrays similar to 
those obtained in this study.  In the early study, the conformal coating by Au films 
on the underlying silicon topography led to surface curvatures that guided the 
dewetting process through curvature-driven self diffusion on the surface of the Au 
film.  For proper relative dimensions of the film thickness, the pyramid spacing, 
and the width of the mesas between the pits, the Au surface first ‘touched-down’
on the pit edges in a way that led to subsequent dewetting to form single particles 
per pit. 
 In the current study, the Au layer is discontinuous at the outset of the 
dewetting process. Dewetting within the pits is therefore assured, regardless of the 
mesa width and film thickness.  In some cases, multiple particles form in a single 
pit.  However, when the Au was annealed at sufficiently high temperatures, a 
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single particle per pit was obtained in all cases. This may be a direct result of the 
dewetting process at elevated temperatures, or it may be the result of particle 
coarsening after dewetting [15]. Our present method thus allows us to achieve a 
better controllability as regards to the size of the Au nanoparticles, and an 
improved robustness in processing in that the present approach is much less 
sensitive to the pit-to-mesa width ratio. 
 Another important point to note is that the diameter of the Au 
nanoparticles has been reduced to 28.7 nm with an inverted pyramid structure 
with a pit-to-pit distance of 500 nm. This is a significant improvement to the 
earlier report [18] of an Au nanoparticle diameter of ~150 nm obtained from an 
inverted pyramid array with a pit-to-pit distance of 175 nm. It is reasonable to 
expect that, if one adopts the present procedure and deposit a thinner layer of Au 
on the smaller inverted pyramid array at a pit-to-pit distance of 175 nm, smaller 




4.3.2 Model on estimated size of Au nanoparticles 
 
The size of the Au nanoparticle can be estimated by considering the 
amount of Au atoms that exist in an individual inverted pyramid. Assuming the 
flux of Au atoms arriving on the substrate is uniform across the sample during the 
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1 π= ,   (4.3) 
 
where a is the diameter of the opening in the mask layer (see Figure 4.10), and c 
the thickness of the deposited Au layer.  
 
 
Figure 4.10: SEM image of the sample after subjected to KOH etching. The 
location of the inverted pyramid is defined by the opening in the oxide mask. The 
oxide mask also acts as a deposition mask in the subsequent Au deposition 
process. 
 
After annealing the sample at 600°C for 60 min, we can assume very 
insignificant evaporation of Au as the value of vapor pressure at 600°C is way 
below 10-11 Torr. Suppose the Au layer in the pyramidal structure has dewetted 
into a near-spherical particle, the diameter of the particle, b can be estimated as 
Mask opening, a 
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,  (4.4) 
 
Equation (4.4) gives rise to the estimated size of the nanoparticles as shown in 
Figure 4.11. The estimated size was compared with the actual particle size 
obtained in experiment. As can be seen in Figure 4.11, the estimated value of the 
particle size is in good agreement with the actual experimental data. 
For the sample annealed at 1000°C for 60 min, as explained in Section 
4.3.1, desorption of Au atoms, rather than the diffusion into Si, is the predominant 
mechanism for the reduction in the nanoparticle size. The reduction in the amount 
of Au atoms, y, can be estimated as 
   tARy e= ,   (4.5) 
 
where Re is the evaporation rate of Au at 1000°C [see Equation (4.2)], t the 
annealing time, and A the surface area of the particle. Suppose the Au deposited 
on the pyramidal wall dewetted into a near-spherical particle at the early stage of 
the annealing process, the value of A can be estimated from the volume of Au that 
exists in an individual inverted pyramid, V. 
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Figure 4.11: A comparison between the calculated diameter (solid curve) and the 
actual diameter(■) of the Au nanoparticle after annealing at 600°C for 60 min in 
nitrogen ambient. 
 
This gives rise to the approximated value of y as 













catRy eπ .   (4.6) 
 
The amount of Au atoms that remain in an inverted pyramid, z, can then be 
estimated by subtracting y from the amount of Au atoms that exist before 
annealing, x, with 




VNx ρ= ,  (4.7) 
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where ρ is the density of Au,  MAu the atomic weight of Au, and NA the 
Avogadro’s constant. The volume of the Au nanoparticle after annealing at 
1000°C for 60 min, Va, can then be calculated as 








ρ ,  (4.8) 






















  . 
 
The final diameter of the Au nanoparticle, d, can then be estimated as 
 









aVd   . (4.9) 
 
Equation (4.9) gives rise to the estimated size of the nanoparticles after annealing 
at 1000°C for 60 min, as represented by the solid curve in Figure 4.12. For the Au 
layer with the thickness of 20 nm, the estimated diameter (96.9 nm) is in good 
agreement with the experimental data, where the Au nanoparticles have the 
average diameter of approximately 95 nm. However, when thinner Au layer was 
used, the diameter estimated by Equation (4.9) deviates from the actual 
experimental data (see Figure 4.12). For the case of the nanoparticles obtained by 
annealing a 10 nm thick Au layer, in contrast to the estimated size of 74.7 nm, the 
size of the nanoparticle was actually smaller, with the diameter ranging from 52 
nm to 68 nm. A more significant deviation was observed when an even thinner 
Au layer was used. For a 5 nm thick Au layer, the nanoparticles obtained in the 
experiments have the diameter ranging from 24 to 36 nm, which was much 
smaller than the estimated diameter of 57 nm. This could be due to the reduction 
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in the melting temperature of the nanosize Au particles, which leads to the 
increase in the rate of evaporation. Melting temperature of small Au particles was 
reported to decrease as a function of decreasing particle size [21], as the 
equilibrium vapor pressure over a curved surface of a material is larger than that 
over a plane surface due to the smaller radius of curvature [22]. As the size 
estimation of the Au particles represented by the solid curve in Figure 4.12 made 
use of the vapor pressure of a bulk material, therefore it is reasonable to expect 
the deviation from the actual diameter of the nanoparticle, in particular for the 
samples deposited with a thinner Au layer of 5 nm. 
 
 
Figure 4.12: A comparison between the calculated diameter (solid curve) and the 
actual diameter(■) of the Au nanoparticle after annealing at 1000°C for 60 min in 
nitrogen ambient. 
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4.4 Growth of silicon nanowires catalyzed by the 
precisely located Au nanoparticles array 
 
Au particle can serve as the catalyst for the growth of silicon 
pillar/whisker via the Vapor-Liquid-Solid (VLS) growth mechanism, studied in 
detail in the 1960s by Wagner et al. [8]. The most common technique for creating 
metallic nanoparticles as catalysts for VLS growth of nanowires over a wide area 
is to simply allow dewetting of thin solid metal film on a flat substrate [23]-[26]. 
Inevitably, the nanowires that are subsequently grown exhibit a very wide 
distribution of sizes and spacing, due to the poor control of the size and spacing of 
metallic nanoparticle catalysts associated with the simple dewetting method. It is 
of both fundamental and practical importance to synthesize nanowires of uniform 
size and spacing on silicon substrates to make the integration of nanowire-based 
devices realizable. 
The precisely located Au nanoparticles array on silicon surface could 
serve as a platform to catalyze the growth of silicon nanowires of uniform 
diameter from predetermined site by using the VLS growth mechanism. Figure 
4.13 shows the result of silicon nanowires grown via the VLS technique catalyzed 
by the Au nanoparticles embedded in the inverted pyramids using 5% SiH4 
diluted in H2 gas at 850 mTorr, 530°C with a flow rate of 400 sccm for 10 
minutes. The figure shows that a silicon nanowire grown from a pit. The 
nanowires are of uniform diameter (~100 nm) with the Au nanoparticle at the tip 
of the nanowire, indicative of the VLS growth mechanism. 
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 It should be noted that, however, while majority of the nanowires are 
straight, they are randomly oriented. This is reasonable as there exists a thin oxide 
layer between the Au nanoparticle and the silicon pyramid wall, and this will 
prevent the silicon nanowire to grow in the orientation of the wall. There are also 
instances that tiny nanowire grows from the same pit next to the bigger nanowire. 
This is probably due to smaller Au nanoparticle located at the pyramid wall, as 
shown in Figure 4.8(e). 
 
Figure 4.13: A SEM picture of silicon nanowires grown by the VLS technique 
catalyzed by the Au nanoparticles embedded in the inverted pyramids. 
 
 In an attempt to remove the native oxide layer between the Au 
nanoparticle and the pyramid wall, the sample was immersed in 10% hydrofluoric 
acid prior to the growth of the nanowires. We found that very careful handling 
and chemical cleaning of the sample are required, as the Au nanoparticles which 
were initially embedded in the inverted pyramids were prone to be displaced onto 
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the mesa or lost during the chemical cleaning process by immersing the sample in 
hydrofluoric acid. This resulted in nanowires randomly grown on the surface of 
the silicon wafer, as indicated by the white arrows in Figure 4.14. 
 
Figure 4.14: A SEM picture of silicon nanowires randomly grown on the silicon 
surface. The sample was immersed in 10% hydrofluoric acid prior to nanowire 
growth. 
 
 It is obvious from the results presented in Figure 4.13 and Figure 4.14 that 
even with a precise placing of Au nanoparticles demonstrated using the recipe 
described in this chapter, an innovative wet or dry cleaning method that will 
remove the oxide layer sandwiched between the Au nanoparticle and pyramid 
wall, but will not displace the Au nanoparticle from the pit is necessary for the 
growth of uniformly oriented silicon nanowires. We proceed to anneal the sample 
containing the Au nanoparticles in forming gas (90% N2, 10% H2) at 1000°C for 
500 nm 
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60 min with the aim of removing this oxide layer. Silicon nanowire growth was 
then carried out immediately at 25 Torr, 575°C, using 50% SiH4 diluted with H2 at 
a flow rate of 200 sccm for 10 min. The wires grown from this process, however, 
are still randomly oriented, as can be seen in Figure 4.15. 
 
 
Figure 4.15: A SEM picture of silicon nanowires grown immediately after 
annealing the sample in forming gas at 1000°C for 60 min. 
 
 As various attempts to achieve oriented growth of silicon nanowires from 
the Au nanoparticles array were unsuccessful, alternative methods for achieving 
well ordered silicon nanowires array would need to be explored. This will be 
discussed in further detail in the next chapter, where a combined approach 
involving interference lithography and catalytic etching was developed to 
fabricate ordered array of one-dimensional silicon nanostructures. 
500 nm 
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4.5 Summary 
 
This chapter explored the possibilities of large-area synthesis of precisely 
located metal nanoparticles with tunable sizes on silicon surface. Firstly, a study 
was carried out on the agglomeration of thin Au layer deposited on a flat silicon 
surface as this provides a simple route for the large-area synthesis of Au particles. 
This method, however, gave rise to irregularly-sized Au particles across the film 
thickness (5 nm to 50 nm) and annealing temperature (700 °C to 1000 °C) 
examined in this study. 
A combined top-down and bottom-up approach was then developed for 
the synthesis of Au nanoparticles array at precise locations on silicon surface. 
This was achieved via a combination of interference lithography, lift-off, and 
agglomeration of deposited Au layer confined within the pyramidal structure. 
This method enables the large-area synthesis of precisely located diperiodic Au 
nanoparticles array on silicon surface. The size of the Au nanoparticles can be 
tuned effectively via a careful manipulation in the Au layer thickness and 
annealing temperature. The temperature dependence of the nanoparticle size is 
predominantly due to the evaporation of Au atoms at elevated annealing 
temperatures. A model has been developed to estimate the size of the 
nanoparticles synthesized by using this method. The model is in good agreement 
with the experimental data except for some minor deviation which could be 
attributed to the reduction in the melting temperature of nanosize Au particles, as 
the estimation was carried out based on the vapor pressure of a bulk material. 
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The diperiodic Au nanoparticle array is well controlled in terms of size 
distribution, and could serve as a platform for the well-defined growth of silicon 
nanowires with pre-defined diameter at precise locations on silicon surface. We 
carried out the silicon nanowire growth via the Au-particle-catalyzed Vapor-
Liquid-Solid mechanism. The synthesized nanowires are of uniform diameters. 
However, the wires are randomly oriented as a thin layer of native oxide exists 
between the Au particle and the pyramid wall, and this prevents the wire to grow 
in the orientation of the wall. In order to remove the oxide layer sandwiched 
between the Au nanoparticle and pyramid wall, various dry and wet cleaning 
methods were carried out. The attempts were however unsuccessful in removing 
the oxide layer. This prompted the exploration of alternative methods that could 
achieve well ordered one-dimensional silicon nanostructures. This will be 
discussed in further detail in the following chapter, where a combined approach 
involving interference lithography and catalytic etching was developed to address 
the aim of large-area fabrication of precisely located one-dimensional silicon 
nanostructures array. 
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As device dimensions continue to shrink into the nanometer length scale 
regime, fundamental physical limits are likely to impede further miniaturization 
and geometrical scaling according to Moore’s law [1]. New and innovative 
methods are required to improve the device density and performance to keep up 
with the market demand. Various strategies including the usage of new materials, 
innovative device architectures, and smart integration schemes are needed to 
extend the current fabrication capabilities. This drives the continuous growth in 
the research interest of vertical one-dimensional (1D) silicon nanostructures, as 
they hold the promise of large scale integration of high performance devices into 
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existing silicon technologies. However, a few challenging aspects exist in the task 
of nanowires integration. First of all, the diameter of the nanowires needs to be 
controlled precisely, as this could have a significant effect on the electronic 
properties of the nanowires [2]. By tuning the diameter of the nanowire, it is 
possible to engineer nanowires with a wide range of technologically important 
electronic properties, such as band gap, band structure, and effective mass [2]. 
The next challenge that exists is the efficient and economical integration of 
nanowires into various device architectures. Nanowire devices have been 
currently constructed around single, or several dispersed silicon nanowires [2],[4]. 
Synthesis or fabrication of silicon nanowires with well-defined positions and sizes 
would eliminate much of the complexity in device processing. Furthermore, 
fabrication of silicon nanowires orthogonal to the substrate plane would allow 
three-dimensional integration of more complex structures, such as vertical field-
effect transistor arrays [5]. Such arrays could afford higher transistor densities and 
novel 3-dimensional logic or memory architectures. 
In this chapter, we explore the possibility of fabricating 1D silicon 
nanostructures at predetermined locations over a large area on silicon surface. In 
addition, we investigate the geometrical aspect of the fabricated silicon 
nanostructures through a careful manipulation in the experimental setup, 
including the half angle between the two incident beams (θ), and the relative 
orientation (α) between the two exposures during interference lithography. With 
these experiments, we would be able to explore and investigate the fabrication of 
1D silicon nanostructures with different cross-sectional shapes, planar densities, 
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and diameters. The processes involved will be discussed in details in the 
following sections. 
 
5.2 Fabrication of 1D Silicon nanostructures by using 
interference lithography and catalytic etching 
 
 The VLS mechanism has been used extensively for the growth of various 
semiconductor nanowires [6]-[10]. However, the use of this mechanism for the 
growth of nanowires for system-level applications has a number of drawbacks.  
Firstly, without combination with ‘top-down’ techniques such as lithography, 
‘bottom-up’ approaches such as VLS cannot be used to create large ordered arrays 
of nanowires, and even a combined approach has proven to be difficult. There are 
also concerns with use of catalysts such as gold at the temperatures required for 
VLS processes, because the catalyst metal is likely to be incorporated in the wires 
[11]. Additionally, the VLS technique only allows formation of cylindrical wires 
or pillars.  In many applications, one-dimensional nanostructures with other cross-
sectional shapes would be useful.  For example, fin-like structures have higher 
surface-to-volume ratios and would therefore have higher efficiencies for sensing 
applications. Fin-shapes are also of great interest for use in Metal-Oxide-
Semiconductor Field-Effect Transistors since the channel current can be more 
readily controlled than in planar structures [12],[13]. In order to overcome the 
inadequacies in the silicon nanowires grown by using the VLS technique, a 
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process for creating large, perfectly ordered arrays of one-dimensional silicon 
nanostructures with various cross-sectional shapes was developed in this study. 
Figure 5.1 shows the main experimental steps in the fabrication of silicon 
nanowire arrays. P-type (100) silicon wafers were coated with layers of photo-
resist (Ultra-i 123) of approximately 400 nm thick, and cured at 90°C for 90s. The 
photo-resist was then exposed using a Lloyd’s-mirror-type interference 
lithography set-up [14] with a He-Cd laser source (λ = 325 nm). Exposure of the 
photo-resist with periodic square patterns was achieved by two perpendicular 
exposures of approximately 1 min each. The exposed photo-resist was then 
removed using Microposit MF CD-26 developer [15], leaving behind near-
circular-shape photo-resist dots on the silicon wafer surface. Because no 
antireflection layer was used on the silicon substrates, the samples were subjected 
to an oxygen plasma etch (power of 30W, oxygen pressure of 0.5 mbar, etching 
time of 30 to 120 s) to remove the residual unexposed photo-resist at the surface 
of Si, and to reduce the size of the photo-resist dots. Gold was thermally 
evaporated on the substrate to a thickness of ~25 nm, at a pressure of 10-6 Torr. 
The samples were then etched in a solution of H2O, HF and H2O2 at room 
temperature [16]. The concentrations of HF and H2O2 were 4.6 and 0.44 M, 
respectively. The Au was then removed using a standard Au etchant, while the 
photo-resist was removed by immersing the sample in Acetone. 
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Figure 5.1: Schematic diagrams illustrating fabrication of silicon nanowires array 
using a combination of interference lithography and catalytic etching.  
 
3 dimensional view Cross-sectional view 
(a) 







the sample rotated at 




Legend: Silicon (100) 







Chapter 5                                                                              Results & Discussion II 
 
 
 - 98 - 
 
Figure 5.2: Scanning electron micrograph of silicon nanowires array fabricated 
over a large area by using a combination of interference lithography and catalytic 
etching. The nanowires are approximately 250 nm in diameter, with a wire-to-
wire distance of ~500 nm. 
 
 Figure 5.2 shows the SEM image of silicon nanowires obtained by using 
the process flow described above. The diameter and location of the nanowires 
were defined by the resist pattern created by using interference lithography. The 
silicon in direct contact with the metal layer (see Figure 5.1) was etched at a much 
faster rate compared to the silicon surface that was exposed directly to the etching 
solution [16], due to the injection of positive holes into silicon which enhanced 
the oxidative dissolution of silicon in a fluoride-containing solution [17]. This 
resulted in one-dimensional silicon nanowires with a high aspect ratio, as can be 
seen in Figure 5.2. 
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5.3 Geometrical tuning of 1D silicon nanostructures 
 
One-dimensional silicon nanostructures with different cross-sectional 
shapes can be created by using the process flow depicted in Figure 5.1. For the 
creation of cylindrical nanowires, the process outlined above was used with the 
two exposures carried out in perpendicular orientations. The fringe period, P, is 




=P ,  (5.1) 
where λ is the wavelength of the light source (325 nm for the case of He-Cd laser) 
and θ the half-angle between the two interfering beams. With θ = 19°, the fringes 
would have a periodicity of ~500 nm. Two exposures carried out in a 90° relative 
orientation on a positive photo-resist layer would give rise to an array of resist 
dots on the sample after resist development, as shown in Figure 5.3. 
 
Figure 5.3: Scanning electron micrograph of photo-resist dots created by two 
perpendicular exposure with θ = 19°. 
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As can be seen in Figure 5.3, a square array of resist dots with the 
periodicity of ~500 nm were obtained on the sample. The neighboring resist dots 
were connected to each other by a thin layer of residual unexposed resist. The 
existence of this residual resist can be understood by examining the total incident 
dose distributions impinging upon the resist during interference lithography. The 
plots of dose distributions for the first and second exposures are shown 
schematically in Figure 5.4 (a) and (b). A superposition of the two perpendicular 
exposure of equal amplitude would give rise to the total dose distribution as 
shown in Figure 5.4 (c) and (d). As can be seen in Figure 5.4 (d), certain part of 
the resist (see “minimum” in Figure 5.4 (d)) received the dosage equivalent to the 
superposition of two intensity minima. For positive resist, which was used in this 
study, this region of resist would remain undissolved after the development 
process. This would give rise to a square array of resist dots. These “minima” 
were linked to each other by the “saddle” points [18], which received the dosage 
equivalent to the overlap of an intensity maximum and an intensity minimum. 
These “saddle” points led to the occurrence of a thin layer of residual unexposed 
resist connecting the neighboring resist dots. 
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Figure 5.4: Plot of the dose distribution impinging upon the resist during 
interference lithography. θ is fixed at 19° and λ of the laser source is 325 nm. The 
light regions represent high exposure, and the dark regions represent low exposure. 
(a) Plot of the dose distribution for the first exposure; (b) dose distribution for the 
second exposure which was carried out at a perpendicular orientation.  (c) Plot of 
total dose distribution as a result of the superposition of two perpendicular 
exposures of equal amplitude. (d) A three dimensional view of plot c, showing the 
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Figure 5.5: Scanning electron micrograph of photo-resist dots created by two 




In order to remove the residual unexposed resist, the sample was subjected 
to an oxygen plasma etching (power of 30W, oxygen pressure of 0.5 mbar, 
etching time of 30 to 120 s). Figure 5.5 shows the SEM image of the sample after 
the etching process. It can be seen that the residual resist had been successfully 
removed, resulting in a square array of resist dots which were not interconnected 
to each other. The procedure described in Figure 5.1 can then be carried out to 
fabricate a square array of cylindrical silicon nanowires by using catalytic etching. 
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Figure 5.6: Plot of the dose distribution impinging upon the resist during 
interference lithography (θ = 19°, α = 30°, and λ = 325 nm). The light regions 
represent high exposure, and the dark regions represent low exposure. (a) Plot of 
the dose distribution for the first exposure; (b) dose distribution for the second 
exposure which was carried out at a 30° relative orientation.  (c) Plot of total dose 
distribution as a result of the superposition of the two exposures of equal 
amplitude. (d) A three dimensional view of plot c, showing the peak, saddle, and 
minimum of the dose distribution. 
 
(a) (b) 
(c) (d) saddle 
minimum 
peak 
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The shape of the resist block can be manipulated by varying the relative 
orientation between the first and second exposure (α). For the creation of resist 
dots, α was fixed at 90°, i.e. the second exposure was carried out at a 
perpendicular orientation relative to the first exposure. With α modified to 30° 
while maintaining θ at 19°, an array of elongated resist block can be obtained. The 
details of the dose distribution for the first, second, and the superposition of these 
two exposures are given in Figure 5.6. The dose distribution received by the 
sample would lead to an array of interconnected elongated resist blocks after 
resist development as shown in Figure 5.7(a). The neighboring resist blocks were 
interconnected to each other by a thin layer of residual resist due to the “saddles” 
during interference lithography. After the residual resist was removed by using 
oxygen plasma etching, an array of elongated resist blocks with a body centered 
rectangular symmetry was obtained (see Figure 5.7(b)). The sample could then be 
subjected to Au deposition and catalytic etching as described in Figure 5.1 to 
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Figure 5.7: Scanning electron micrographs of (a) photo-resist blocks created by 
interference lithography with θ = 19° and α = 30°, and (b) sample after subjected 
to oxygen plasma etching (power of 30W, oxygen pressure of 0.5 mbar, etching 
time of 120 s). 
 
Figure 5.8 (a) and (b) show scanning electron micrographs of cylindrical 
nanowires and nanofins created by using the process described above. The 
process could be extended to the fabrication of silicon nanowires with elliptical 
cross-sections, as shown in Figure 5.8 (c). The interference pattern was created by 
having the first exposure at θ = 19°, and subsequently followed by a second 
exposure at θ = 10°. Note that the order symmetry is also different in the three 
cases shown in Figure 5.8, with the wire arrays having square symmetry, the 
nanofins having body-centered rectangular symmetry, and the oval wires having 
simple rectangular symmetry. Only hexagonal symmetry can be obtained using 
self-assembled polystyrene spheres as reported in previous literature [16]. 
 
(a) (b) 
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Figure 5.8: Scanning-electron-micrographs of (a) silicon nanowires, (b) silicon 
nanofins and (c) silicon nanowires with elliptical cross-sections, obtained through 
interference lithography with different conditions combined with catalytic etching. 
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 Figure 5.9 (a) to (c) show SEM micrographs of silicon nanowires of 
various heights obtained by varying the etching time (step (d) in Figure 5.1)  from 
3 to 6 to 10 min, respectively. It can be seen from these figures that the use of 
interference lithography in conjunction with catalytic etching produces large-area 
arrays of nanowires with high aspect ratios. The diameter of the nanowires can be 
adjusted via a careful manipulation in the size of the resist blocks prior to etching. 
Figure 5.10 shows results of tuning the diameter of silicon nanowires. With a 
proper selection of exposure time and oxygen plasma etching conditions, one can 





Figure 5.9: Scanning-electron-micrographs of silicon nanowires of different 
heights obtained by varying the catalytic etching time: (a) 3, (b) 6 and (c) 10 mins. 
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Figure 5.10: Scanning-electron-micrographs of silicon nanowires with different 




The density (D) of the silicon nanowires produced by using the 





=D ,   (5.1) 
where the half-angle between the two incident beams during interference 
lithography (θ) can readily be varied, and the wavelength of the laser source (325 
nm in this case), can be changed. Figure 5.11 shows SEM micrographs of silicon 
nanowires obtained by varying the half-angle between the two incident beams 
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during the interference lithography process. By changing θ from 5.5° to 19°, the 
nanowire density can be tuned from 3.5 × 105 mm-2 to   4 × 106 mm-2. For the 
method adopted by Huang et al [16], the nanowire density was ~2 × 106 mm-2, 
which is a function of the size of the polystyrene spheres used in the process.  
However, the Ag thickness that can be used is limited by the sphere size, 
ultimately limiting the wire density that can be achieved. It has been demonstrated 
that interference lithography can be used for patterning at spacings as low as 100 
nm [19] and it should be possible to produce diperiodic structures with further 
reduced spacings in the future [20].  It should also be noted that while periodic 
structures were made over a very large area of ~1cm2 in this study, techniques 
have been developed for using interference lithography in making perfectly 
periodic structures over the entire surface of 300 mm wafers [21]. 
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Figure 5.11: Scanning-electron-micrographs of silicon nanowires with different 
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5.4 Summary 
 
A simple method to fabricate one-dimensional silicon nanostructures by 
using a combination of interference lithography and catalytic etching has been 
developed. This opens up a new route for producing aligned one-dimensional 
silicon nanostructure arrays that are: 
(i) Perfectly periodic over very large areas (1cm2 or more), 
(ii) Have cross-sectional shapes that can be varied, 
(iii) Have array symmetries that can be varied, 
(iv) Have readily and independently controlled sizes and spacings. 
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Results and Discussion III: 
Fabrication of Large Area and 










Research activities on the fabrication of various one-dimensional (1D) 
nanostructures, such as wires, rods, and cones, have been mainly driven by the 
potential applications of these nanostructures in future electronic, optoelectronic 
and biomedical devices and systems. For instance, silicon nanowires have been 
successfully implemented in Metal-Oxide-Semiconductor Field-Effect Transistors 
(MOSFETs) [1], chemical sensors [2], and solar cells [3]. On the other hand, fin-
like structures have been suggested to be ideal for sensors as the higher surface-
to-volume ratios should result in higher efficiencies for sensing applications. 
Nanofins are also of great interest for use in MOSFETs since the channel current 
can be more readily controlled than in planar structures i.e., Fin-FET devices [4]-
[5]. On the other hand, there is growing interest in the fabrication of silicon 
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nanocones due to their uniqueness in a wide range of applications. This type of 
structures can find applications as field emitters [6], electromagnetic sensors [7], 
fuel cells [8] and probes for scanning probe microscopes [9]. 
In this chapter, interesting etching results of silicon nanowires and their 
photoluminescence characteristics will be discussed. Exploitation of an enhanced 
oxidation process of porous silicon found on the etched silicon nanowires leads to 
a technique for the fabrication of large-area, well-controlled geometry, precisely 
located silicon nanocones on silicon substrate. This method enables the 
fabrication of silicon nanocones with various degrees of sharpness by simply 
exposing the etched silicon nanowires to atmospheric ambient, and subsequently 
immersing the sample in hydrofluoric acid. The details involved will be explained 
in the following sections. 
6.2 Fabrication of silicon nanocones from porous 
nanowires 
 
As described in the previous chapter, various types of silicon 
nanostructures can be created by making use of interference lithography [10]-[11] 
and the catalytic etching [12] technique, i.e. the IL-CE method, without resorting 
to complicated lithography (e.g., e-beam lithography) and etching (e.g., deep 
reactive ion etching) techniques. The basic process steps that lead to the 
fabrication of silicon nanocones can be summarized schematically as shown in 
Figure 6.1. The fabrication of nanowires was carried out by using the IL-CE 
method as described in Chapter 5. By a careful control in the etching duration, 
straight or bent nanowires can be obtained. A further oxidation of the nanowires 
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followed by wet etching in 10% HF solution resulted in large area, precisely 
located nanocones on silicon surface. 
 
Figure 6.1: Schematic diagram showing the process flow in obtaining silicon 
nanocones by using the IL-CE method. Path (A) shows straight nanowires; (B) 
shows severely bent nanowires while (C) and (D) refer to top-bent nanowires. 
Paths (I) to (III) are the consequences of dipping (A) to (C) in 10% HF solution 
for 1 min. Path (IV) is obtained by performing a thermal oxidation step followed 
by dipping (D) in 10% HF solution for 1 min. 
(a) 
































Chapter 6                                                                              Results & Discussion III 
 
 




Figure 6.2: SEM images of (i) straight, (ii) top-bent and (iii) severely bent silicon 













Severely bent SiNW 
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Figure 6.2 shows that by carefully controlling the etching duration, 
straight, top-bent, or severely bent nanowires can be obtained. The different 
degrees of bending of nanowires may be linked to the different degrees of 
porosity of these nanowires. This will be further discussed when the oxidation 
process of the nanowires is examined in the following section. 
In another experiment, a pure silicon wafer and a silicon wafer partially 
covered with 25nm of Au (see schematic in Figure 6.3) were etched in the same 
mixed solution of H2O, HF and H2O2 at room temperature for 10 minutes, and the 
results are shown in Figure 6.3. It can be seen from this figure that with the silicon 
wafer that is partially covered with Au layer, the etching process has resulted in 
silicon with different surface conditions. The silicon underneath the Au layer 
(located at region A) is covered with numerous small pores; followed by a much 
rougher silicon surface with larger pores located at regions B (~200 µm from edge 
of Au layer). At region C (~1 mm from edge of Au layer), the silicon surface is 
smoother and resembles that of a pure silicon wafer (see (D)) that was etched 
together in the mixed solution of H2O, HF and H2O2.  This shows that the 
presence of the Au catalyst facilitates an etching process on silicon in the vicinity 
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Figure 6.3: SEM images of silicon wafer partially covered with Au layer and pure 
silicon wafer that were etched in H2O, HF and H2O2 at room temperature. Note 
that images (A) to (C) refer to results obtained from silicon wafer partially 
covered with Au layer and image (D) is from pure silicon wafer as defined by the 
top schematic in this figure. 
 
 
Tsujino and Matsumura [13] have reported the formation of a porous layer 
at the silicon surface within several hundred nm from the metal catalyst when a 
silicon wafer was catalytically etched in HF and H2O2. Li and Bohn [14] have 
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when silicon is etched in a mixed solution of HF and H2O2. It was suggested that 
during catalytic etching, holes are injected into silicon through the metal/silicon 
interface and the holes are attracted near the catalyst due to the image force 
induced by them and causes the etching of silicon. However, when many positive 
holes are injected, i.e. etched in high concentration of H2O2, some of them escape 
from the image force and this leads to lateral transport of charge carriers to silicon 
at the vicinity of the metal catalyst. This is responsible for the generation of the 
porous silicon at the vicinity of the catalyst, as shown in region B, of Figure 6.3. 
The smoother surface at region C may be a consequence that it is not possible for 
the lateral transport of significant amount of holes to this region. Based on the 
results from Figure 6.3 and the mechanism described above, it is likely that during 
the formation of silicon nanowires by catalytic etching, as the catalytic etching 
duration increases, the top part of the nanowire would be more porous compared 
to the lower part because the top part would have been exposed to the etchant for 
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 severely bent SiNW












Figure 6.4: Photoluminescence characteristics of silicon nanowires obtained from 
the catalytic etching of silicon with Au catalyst in a mixed solution of H2O, HF 




As porous silicon was known to exhibit intense visible photoluminescence 
[15], one would expect the porous nanowires to photoluminesce like a porous 
silicon sample. Therefore, the photoluminescence spectra of the samples were 
investigated at room temperature. Figure 6.4 shows the corresponding room 
temperature photoluminescence characteristics of the nanowires described in 
Figure 6.2. Note that the straight and top-bent nanowires exhibit an appreciable 
increase in photoluminescence signal (at ~650 nm) as compared to bulk silicon 
wafer. The severely bent nanowires, however, give rise to a much stronger 
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photoluminescence signal than the straight and top-bent nanowires. As mentioned 
earlier, the surface of the nanowires is porous. Thus the origin of the 
photoluminescence may be due to quantum confinement, or oxide related defects 
[15] in the porous silicon at the nanowire surface. 
After the first set of photoluminescence experiments was completed, 
another set of photoluminescence experiments was performed after dipping the 
silicon nanowires in 10% HF solution for 1 minute. It is very interesting to note 
that the photoluminescence peak at ~650 nm could no longer be observed from all 
straight, top-bent or severely bent nanowires. This convincingly shows that the 
origin for the photoluminescence observed in the nanowires is due to oxide-
related defects at the silicon nanowire surface. This is in agreement with the 
suggestion of Wolkin et al. [15] in that the origin of the photoluminescence at 
~650 nm observed from porous silicon samples, prepared by anodic etching of 
silicon in HF, is due to oxygen-related defects at the porous silicon-silicon oxide 
interface. 
Figure 6.5 shows the SEM images of silicon nanowires after being etched 
in 10% HF for 1 minute. By dipping the top-bent or severely bent nanowires in 
10% HF, nanocones of different sizes and geometries can be obtained. Note that 
by further oxidation of the top-bent and severely bent nanowires followed by 
etching in 10% HF solution, this will result in large area, precisely-located and 
well-controlled nanocones on the silicon surface (see Figure 6.6) 
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Figure 6.5: SEM images that show the different shape of nanostructures after 
etching the (i) straight, (ii) top-bent, and (iii) severely bent silicon nanowires in 
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Figure 6.6: SEM images of (i) as prepared top-bent nanowires and (ii) silicon 
nanocones produced by wet thermal oxidation of nanowires in (i) at 900⁰C for 35 
minutes, and followed by etching in 10% HF solution. The inset in (ii) shows the 








Table 6.1 . The change in nanowire height and the estimated change in nanowire 



















Straight 400 1.70 1.50 2.51x10-2 10 
Top-bent 260 1.80 1.40 7.08x10-2 74 
Severely 
bent 
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Table 6.1 summarizes the change in volume of the nanowires as a result of 
etching in 10% HF solution. The percentage change in volume was arrived by 
dividing the change of nanowire volume (i.e. by subtracting the final volume to 
the initial volume) to the initial volume of the nanowires. Note that the straight 
nanowires remain straight (see Figure 6.5 (i)) after etched in 10% HF, and have a 
reduction of nanowire height from ~1.7 to 1.5 µm, giving rise to a 10% change in 
volume with the oxide removed. The top-bent and severely bent nanowires have a 
reduction of nanowire height from 1.8 to 1.4 µm, and 2.0 to 1.0 µm, respectively. 
This leads to a 74% and 86% volume reduction when the nanowires were etched 
in 10% HF solution. The top-bent nanowires give rise to silicon nanocones (see 
Figure 6.5 (ii)) after the oxide at the silicon surface was removed. Note that a 
large number of these nanocones exhibit “blunt” tips. The removal of significant 
amount of oxide from severely bent nanowires resulted in silicon nanocones with 
sharp tips (see Figure 6.5 (iii)). 
There are few reports on the synthesis of silicon nanocones using different 
methods. For examples, Bae et al. synthesized silicon nanocones via the vapor-
liquid-solid method using Ga and Al catalysts [16], Yang et al. synthesized silicon 
nanocones on Fe-coated crystalline silicon using RF microplasma in air [17], 
Tsuji et al. fabricated silicon nanocones using agglomeration in the Si/CoSi2/Si 
double heteroepitaxial structure [18]. It should be noted that, there is thus far no 
evidence of spatially well located nanocones being fabricated in all these reports, 
and the control of the nanocone size seems to be rather difficult to achieve. Hsu et 
al. fabricated silicon nanocones via self-assembly of silica nanoparticles followed 
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by careful control of reactive ion etching [19]. Though they are capable of 
fabricating nanocones over a wide area, the presence of domains and grains due to 
the self-assembly process makes it impossible to achieve ordering over a large 
area as compared to the results shown in Figure 6.5 and Figure 6.6.  
The results of Figure 6.5 show that all the nanowires obtained from the IL-
CE method contained silicon oxide after exposed to atmospheric ambient. It is 
reasonable to assume that the removal of silicon oxide from the silicon nanowires 
is complete while immersed in the etching solution of H2O, HF and H2O2. 
Therefore, the oxide formed after the nanowires were exposed to air must be due 
to reaction of ambient oxygen with the porous silicon at the surface of the 
nanowires.  The porous silicon will oxidize rapidly as the sponge-like structure 
[20] consists of a large number of pores resulting in a large surface area for rapid 
oxidation [15]. It also means that the region with the highest degree of porosity 
was found to be at the bending portion of the top-bent and severely bent 
nanowires, in agreement with our earlier suggestion. The nonuniform distribution 
of porous silicon along the length of the nanowire and its subsequent oxidation in 
ambient conditions results in the residual nanocone. A controlled oxidation step 
for the top-bent nanowires gives rise to even sharper nanocones compared to 
those obtained from ambient oxidation. 
The nanocone array paves the way for a wide variety of interesting 
applications where location, position, and uniformity are important. For example, 
the nanocones can be used as a master for nanoimprinting on polymer substrates. 
These polymer substrates can then be treated as platform for biomedical research. 
Chapter 6                                                                              Results & Discussion III 
 
 
 - 127 - 
Nanocones can also function as probes for scanning probe nanolithography [21]. 
Finally, the large area array of nanocones can be exploited in applications that 









In conclusion, for the silicon nanowires fabricated by using the IL-CE 
method, significant etching of silicon near the Au catalyst resulted in porous 
silicon at the top part of the nanowire. The porous silicon gives rise to enhanced 
oxidation of the nanowires when exposed to atmospheric ambient or in wet 
oxidation ambient. Very well located nanocones with uniform sharpness were 
obtained when these oxidized nanowires were etched in 10% HF. This method 
paves the way for the fabrication of large area, low cost, well defined nanocones 
both in terms of the control of location and shape of the nanocones. The 
nanocones would be of interest to researchers working in the fields ranging from 
biomedical, nanolithography to electronics or optoelectronics. 
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Results and Discussion IV: 
Application of Silicon 
Nanostructures on Biological 












Discoveries arising from biology and the physical sciences over the past 
decades are rapidly converging on the study of life sciences at the cellular level. 
There have been widespread and intense research interests on how cell response 
to the underlying substrates [1], as well as to nanoscale surface topography, since 
the physical geometrical aspects of the cellular environment that are sensed by the 
cells are at the nanometer to micrometer level [2]. The incorporation of micro- 
and nanotechnology in probing cells provides the possibilities for new insights on 
how cells react to their surrounding environment. While the fundamental 
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processes by which cells recognize nanostructures are still a subject of on-going 
research [3]-[4], it has been shown that many cell types react to various 
nanofeatures in a variety of ways, including changes in adhesion, morphology, 
and gene expression [4]-[5]. As a result, cost-effective methods for fabricating 
spatially precise nanostructures with desirable dimensions and features over a 
large area are needed for the extensive studies in this area. 
Fabrication of nanostructures has benefited from the advances made in the 
semiconductor industry in the past few decades for the production of 
microprocessors and other devices. These fabrication methods are typically 
known as the “top-down” approaches, where various lithography tools, such as 
photolithography and maskless lithography (e.g., electron beam (e-beam) and 
focused ion beam lithography), were used to create precisely located nanoscale 
patterns of fairly large surface areas [6].  Even though this approach has been the 
method of choice in the semiconductor industry for making microelectronic and 
other devices, it is, however, limited by the high capital and operating costs and 
the difficulty of accessing the facilities necessary to use them. Another category 
of nanofabrication methods make use of the interactions between molecules or 
colloidal particles to assemble nanoscale structures in two and three dimensions 
[6]. These techniques are generally known as the “bottom-up” approach. These 
approaches have the advantage of cheaper set-up, lower operating costs, and ease 
of use. However, these techniques cannot provide good accuracy in producing the 
desired shapes and locations of the nanostructures. 
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In this chapter, a scheme to address the disadvantages faced by the top-
down and bottom-up approaches will be presented. This scheme makes use of the 
attractive features of the IL-CE method in creating nanostructures for the 
biological studies on cell-substrate interactions. The effect of different nanoscale 
surface topologies (nano-grooves, nano-pillars, and nano-fins) in guiding neurite 
extension will be discussed in the following sections. 
 
7.2 Differentiation of Neuronal cell on nanostructured 
surfaces 
 
Figure 7.1 shows a schematic drawing of the experimental steps in the IL-
CE process for the fabrication of silicon nano-groove arrays. This process differs 
from the creation of silicon nanowires and fins (see Chapter 5) in that the sample 
is subjected to only one interference lithographic exposure. This method employs 
the top-down philosophy (via IL) and catalytic etching to reap the advantage of 
creating precisely shaped nanostructures without resorting to complicated 
lithography (e,g, e-beam lithography) and etching (e.g., deep reactive ion etching) 
techniques. By using this approach, the problems of high capital and operating 
costs that are usually associated with the top-down approaches can be overcome. 
Furthermore, this method allows the creation of nanostructures that are perfectly 
periodic over a large area (1cm2 or more) over which the cross-sectional shapes 
and the array ordering can be varied. In addition, the sizes and spacings of the 
nanostructures can readily be controlled down to 500 nm or less.  
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Figure 7.1: Schematic diagram illustrating the fabrication of silicon nano-groove 
arrays using the IL-CE approach for the directed growth of neuronal structures. 
Note that the same fabrication steps with slight modification in the interference 
lithography parameters can be employed to fabricate nano-pillars and nano-fins. 
3 dimensional view Cross-sectional view 
(a) 
Etching in HF and 
H2O2 solution 
Au deposition 












of Neuro2A on 
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The IL-CE method provides three essential features that are important for 
cell study, i.e. (i) economy of cost, (ii) wide surface coverage, and (iii) ease of 
producing periodic nanostructures of different shapes. The periodic 
nanostructures fabricated by using the IL-CE approach can be readily employed 
for the biological studies on cell-substrate interactions. The advantages and 
disadvantages of this method compared to other types of lithography techniques 
are shown in Table 7.1. Electron beam lithography, a conventional top-down 
patterning technique, can fulfill features (ii) and (iii), but it is a lot more costly 
compared to the IL-CE approach. Colloidal lithography, on the other hand, is 
unable to provide defect-free patterning over a large area. While various 
unconventional lithography methods, such as soft lithography, imprint lithography 
and contact printing, can produce precisely located large-area nanoscale structures 
at a relatively lower cost, these techniques, however, typically require the 
fabrication of a high-cost, high-resolution master [6].  
The studies on how topological cues provide guidance to neurite growth 
are motivated by the potential clinical use for the reconnection of damaged 
peripheral nervous system [7]-[8] and the construction of brain/machine interfaces 
(BMI) [9]-[10]. Using the IL-CE method, with minor modifications, various 
nanostructures (nano-pillars, nano-fins and nano-grooves) can be created for the 
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Table 7.1: A comparison on the advantages and disadvantages of various 
lithography techniques compared to the IL-CE approach. For a comprehensive 
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Neuro2A cells have been shown to share more than 98% proteomic 
similarity with whole mouse brain [11] and have been used extensively to model 
processes of neuronal differentiation [12]-[13]. Upon treatment with a variety of 
chemical and pharmacological agents, these cells can develop axon-like or 
dendrite-like processes, similar to those observed in hippocampal and cortical 
cultures [14]-[15]. The ease of manipulation and the well-characterized response 
to various stimuli have invariably made Neuro2A an ideal model for the 
investigation of the role of topological cues in in vitro neuritogenesis. 
An important prerequisite to the survival and differentiation of neuronal 
cell is its adhesion to the substrate surface [16]. It was previously reported that the 
poor biocompatibility of bare silicon wafer and its oxide hinders cell apposition 
[17]-[18].  Therefore, the ability of Neuro2A cells to adhere and survive on P-type 
(100) silicon wafers and its oxides was first examined. The adhesion and growth 
of Neuro2A cells on bare and oxidized silica wafer was monitored over a period 
of 72 hrs, compared to those seeded on the conventional polystyrene culture plate 
(see Figure 7.2). The number of cells adhered to a bare silicon surface was 
significantly lower than in the case of the polystyrene surface after 24 hrs of 
culture. By 72 hrs in culture, the number of cells on bare silicon surface was only 
57% of those on polystyrene, as compared to 82% on oxidized silicon surface. It 
can be concluded that oxidation of P-type (100) silicon wafer significantly 
improves its biocompatibility with Neuro2A cells and could be used without 
further surface modifications such as deposition of extracellular matrix (ECM). 
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Figure 7.2: A study on the adhesion and growth of Neuro2A cells on different 
surfaces. Neuro2A cells seeded in polystyrene 12-well plates or on oxidized or 
bare silicon wafer (size 1cm x 1cm) were grown in complete serum medium for 
72 hrs. Cell adhesion and growth on different surfaces was quantitatively 
determined by counting the number of cells per unit area. Significant differences 
in the number of adhered cells between control polystyrene surface and oxidized 
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The effects of different surface topologies on the differentiation of 
Neuro2A cells were then examined. Three different surface topologies, namely, 
nano-pillar, nano-fin and nano-groove arrays were created using the IL-CE 
method illustrated in Figure 7.1. Neuro2A cells were found to adhere and grow 
normally on the oxidized nanopatterned surfaces in complete serum medium. 
Upon treatment with retinoic acid, extensive neurite outgrowth was observed on 
all surfaces (see Figure 7.3). Neurite extension on the nano-pillars and nano-fins 
was found to occur in random directions, similar to that on polystyrene or flat 
silicon surfaces. In contrast, interestingly, neurites were found to orientate in 
parallel directions on nano-grooved surfaces. Previous reports of topological 
guidance of neurite extension on nano-grooved surfaces [19]-[20], do support the 
findings in this study and together pose an intriguing hypothesis that neuronal 
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Figure 7.3: Results on differentiation of Neuro2A cells on nanopatterned surfaces 
(nano-pillar, nano-fin and nano-groove arrays). Neuro2A cells were exposed to 
15µM retinoic acid to induce differentiation. Shown here are representative 
images of native (a) and differentiated (b-f) Neuro2A cells grown on various 
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Figure 7.4:  SEM images of retinoic acid differentiated Neuro2A cells on flat and 
grooved silicon surfaces. Retinoic acid differentiated Neuro2A cells were fixed 
and visualized by scanning electron microscope. Shown here are representative 
images of differentiated Neuro2A cells on flat (upper row) and on grooved 




The fine details of the neurite outgrowth on flat and nano-grooved 
surfaces were further examined using scanning electron microscopy (SEM). 
Neurites from adjacent cells grown on flat surfaces were found to cross each 
other’s path or make 90° turns (see Figure 7.4, upper row). In contrast, on the 
grooved surface, despite their close proximity, neurites were aligned in parallel to 
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each other in a highly ordered fashion. Intriguingly, the neurites on flat surfaces 
was found to be more flattened as compared to the rod-like shaped neurites found 
on top of the ridges on grooved surfaces. These observations serve as important 
preliminary results for the further investigations of the form and mechanisms of 
topological guidance of neuritogenesis. 
There have been attempts to use processes developed for the fabrication of 
microelectronics devices to generate structures for studies of neuronal growths. 
Johansson et al. [21] performed axonal outgrowth study on nano-imprinted nano-
groove or nano-ridge patterns on polymethylmethacrylate (PMMA)-covered 
silicon chips. Consistent with the latter study, we found that axonal growths can 
be guided by the imprinted nano-grooves and nano-ridges, and that the axons 
seem to lie on ridges rather than in grooves (see Figure 7.4).  However, one of the 
key limitations in Johansson’s study is the size of the PMMA-covered silicon chip 
(200µm x 200µm), which severely limits the distance over which the neurite 
extension could be guided (see figure 6 in Ref. [21]). By using the IL-CE method, 
wide surface coverage could be achieved (1cm x 1cm). This could increase the 
nano-patterned area by at least 25 fold, thereby providing a better platform for the 
study of topological guidance of neurite extension. In addition, fabrication of 
silicon-based nanostructures by using IL-CE approach paves the way for the 
potential studies on the modulation of cellular behavior on nano-grooves under 
the influence of electric or electromagnetic field [22]-[24]. It is feasible to 
combine the IL-CE method to processes developed for the fabrication of the 
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micro-electro-mechanical systems to fabricate device or system to examine the 





In summary, this chapter presents a method to fabricate inexpensive, 
large-surface-area nanostructures with the appropriate dimensions and features, 
for the biological studies on cell-substrate interactions. Investigations were carried 
out on the effect of various topographical stimuli induced through nanopatterned 
silicon substrates. The simplicity and cost-effectiveness of the IL-CE method in 
producing spatially precise and wide-surface-coverage silicon-based 
nanostructures make possible systematic studies of how cells react to nanoscale 
structures or surfaces of appropriate length scales. The feasibility of using IL-CE 
to induce directed growth of neuronal structures of the Nuero2A cells was 
demonstrated. The advantages of this IL-CE approach can be potentially exploited 
in a wide range of research areas, including DNA detection [25], as well as in 
future research involving brain/machine interface [26]. 
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In this thesis, techniques for the large-area and cost-effective fabrication 
of precisely located nanostructures on silicon by interference lithography were 
reported. 
Firstly, this study focused on the preparation of metal catalyst for the VLS 
growth of silicon nanowires, with particular emphasis on the position and size 
control of the synthesized Au nanoparticles. A combined top-down and bottom-up 
approach was developed to enable the precise placement of metal nanoparticles 
array on silicon surface. This technique made use of a series of processes: 
interference lithography, anisotropic etching of silicon, thermal evaporation of 
metal layer, lift-off, and annealing at elevated temperatures. Two sequential 
interference exposures carried out at a 90° relative orientation gave rise to the 
placement of Au nanoparticles in a four-fold symmetric array over a large area.  
By using this method, the size of the nanoparticles can be tuned 
effectively via a manipulation in the deposited Au layer thickness and the 
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annealing temperature. By changing the thickness of the Au layer from 5 nm to 20 
nm while maintaining the annealing condition at 1000°C for 60 min, the size of 
the nanoparticles can be varied from ~30 nm to ~96 nm. It was found that thinner 
Au layer led to the formation of multi-nanoparticle per pit when annealed at a 
lower temperature of 600°C. When annealed at 1000°C, the higher temperature 
led to an increase in the diffusivity of Au atoms. This would cause the multi-
nanoparticles in a pit to coarsen into one single nanoparticle regardless of the Au 
layer thickness. For the sample annealed at 1000°C, the size of the nanoparticles 
was found to be smaller than those annealed at 600°C. This was found to be 
predominantly due to desorption of Au atoms, as the reduction in the size of the 
nanoparticles is in good agreement with the amount of Au atoms that disappeared 
via desorption at elevated annealing temperature. While there may be diffusion of 
Au atoms to the silicon substrate, this was significantly reduced by a thin layer of 
native oxide that exists between the Au film and the silicon pyramid walls. 
The Au nanoparticles array was then used as catalysts for the growth of 
silicon nanowires via the VLS mechanism. The nanowires are of uniform 
diameter, with one wire grown from each pit. The nanowires, however, are 
randomly oriented as a thin layer of native oxide exists between the Au particle 
and the pyramid wall, and this prevents the wire to grow in the orientation of the 
wall. In order to remove the oxide layer sandwiched between the Au nanoparticle 
and pyramid wall, various dry and wet cleaning methods were carried out. The 
attempts were however unsuccessful in removing the oxide layer. 
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In order to circumvent the orientational control of the silicon nanowires 
grown via the VLS technique, and to obtain precise positioning of the silicon 
nanostructures, a technique that makes use of interference lithography and 
catalytic etching was subsequently developed to fabricate one-dimensional (1D) 
silicon nanostructures array. In this technique, various types of patterning were 
written into the resist layer by varying the interference lithography setup. The 
sample was then subjected to oxygen plasma etching to remove the residual resist. 
Au layer with the thickness of ~25 nm was evaporated onto the sample. Catalytic 
etching was then carried out by immersing the sample in a mixture of HF, H2O2, 
and H2O at room temperature. This method allows the fabrication of 1D silicon 
nanostructures array with various cross-sectional shapes, diameters, and planar 
densities. 
Subsequently, a technique to fabricate silicon nanocones was devised by 
extending the catalytic etching duration. It was found that significant etching of 
silicon near the Au catalyst resulted in porous silicon at the surface of nanowires. 
As the catalytic etching duration increases, the top part of the nanowire would be 
more porous compared to the lower part because the top part would have been 
exposed to the etchant for a longer period of time. As the porous silicon layer was 
oxidized rapidly when the sample was exposed to atmospheric ambient, a HF dip 
process allows the removal of the oxide layer, which subsequently leads to the 
formation of silicon nanocones array with various degree of sharpness. 
Finally, the effectiveness of various nanostructured surfaces on the 
modulation of cellular behavior was investigated. Various nanostructures (nano-
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pillars, nano-fins and nano-grooves) were created by using interference 
lithography and catalytic etching for the studies on the effect of different 
nanoscale surface topologies in guiding neurite extension. It was found that 
oxidation of the silicon samples significantly improved its biocompatibility with 
the Neuro2A cells used in this study. While the neurite extension on the oxidized 
nano-pillars and nano-fins was found to occur in random directions, the neurites 
were found to orientate in parallel directions on the oxidized nano-grooved 
surfaces. As this nanofabrication method allows the creation of nanostructures 
over a large area at a significantly lower cost, it would serve as a better platform 
for the study on topological guidance of neurite extension. This technique also 
provides a means for the studies on the effects of electric field on the modulation 
of cellular behavior, which can be possibly achieved by combining the silicon 
nanostructures fabricated using this technique with processes developed for the 




The concept of vertical field-effect transistors was successfully 
demonstrated a few years ago [1]-[2]. The design and manufacturing of a 
nanowire transistor was shown, and this was the first step towards a technical 
realization of a vertical nanowire logic element. Vertical field-effect transistor is 
especially promising due to several reasons. Firstly, transistors with a surrounding 
gate structure have been proposed and demonstrated to have excellent 
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subthreshold behavior due to the high gate coupling efficiency [2]-[4]. Moreover, 
the transistor density per unit area can be significantly increased by fabricating 
multiple gate electrodes and source/drain connections along the length of an 
individual nanowire, taking advantage of the high aspect ratio vertical silicon 
nanowire [2]. 
The method developed in this study could be potentially useful for the 
integration of vertical field-effect transistors. By using the fabrication method 
based on interference lithography and catalytic etching (IL-CE), the silicon 
nanowires with well-controlled diameters are precisely positioned in a regular 
array with long range ordering. With the predictable coordinate of each and 
individual nanowire, connection between wires can be made for the construction 
of logic elements. This could potentially lead to the large-scale fabrication of 
integrated circuits based on vertical field-effect transistors. 
The successful integration of various electronic circuit elements onto a 
single chip will be beneficial in terms of cost reduction, improved performance, 
and greater reliability. There is still, however, one remaining important 
integration challenge - the incorporation of energy source onto the silicon chip. 
This requires the implementation of a thin-film solid-state battery which is 
compatible with silicon integrated circuit technology in terms of fabrication 
methods, materials, and performance. The low-power requirements of CMOS-
technology-based devices make it possible to consider the design of electrical 
energy storage devices composed of materials compatible with microelectronic 
technology, but unlikely choices in conventional batteries [5]. Solid-state thin-
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film power cells consisting of LiCoO2/SiO2/polysilicon has been successfully 
demonstrated by using conventional microelectronics processing and expertise [6]. 
The nanostructured surfaces created by using the IL-CE method, including 
nanowires, nanofins, and nanogrooves, can significantly increase the effective 
surface area of the silicon-based devices. The integration of IL-CE method with 
the solid-state power cell fabrication process could potentially enhance the 
performance of thin-film battery and provide an area-efficient energy source for 
the silicon chip. 
Besides the potential applications in the area of nanoelectronics and 
energy storage, silicon nanostructures could play an important role in healthcare 
and biotechnology. Recent technological advances have attracted wide interest in 
the creation of brain/machine interface (BMI), particularly as a means to aid 
paralyzed humans in communications [7]. Such devices are potentially valuable 
for restoring lost neurological functions associated with spinal cord injury, 
degenerative muscular diseases, stroke or other nervous system injury. Electrical 
stimulation has also been used to influence brain function in alert monkeys and to 
treat neurological disorders in conscious humans [8]. The impacts of these BMI 
devices are enormous as they can be used to compensate sensory and motor 
deficits in the nervous systems. This, however, presents formidable technical 
challenges as millions of small efficient neuro-electronic junctions are required. 
The IL-CE fabrication approach can provide high spatial resolution, large-area 
nanostructures that are the basic requirements of BMI. A BMI device may also 
require transmission of electronic signal for the purpose of electrical stimulation 
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or transmission of sensory signals. Nanofabrication of silicon-based structures by 
using the IL-CE approach can be combined with the relevant interconnect 
technique developed for microelectronics for the realization of large-scale, 
complex and cost-effective systems. This can be potentially useful for future 
research activities in BMI. 
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